

# VICTORIA UNIVERSITY BANGLADESH



## Assignment On

Course Name : Digital Logic Design

Course code : CSE-213

### Submitted By

Name: Md. Arif Hossain

Reg: 2219150041

Batch: 15<sup>th</sup>

Program: B.sc in CSE

### Submitted To

Md. Shahin Khan (Shanto)

Department of CSE/CSIT

Lecturer Victoria University Of Bangladesh

Ans. to the Q. No - 1(a)

\* Demultiplexer:

\* A demultiplexer is a device that takes a single input line and routes it to one of several digital output lines.

\* We have 1x2, 1x4, 8x1... Demultiplexers.




Fig:- 1 Block Diagram

selectin input		output			
$s_1$	$s_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Fig: 2 Truth table.

$$Y_3 = s_1 s_0 I$$

$$Y_2 = s_1 s_0' I$$

$$Y_1 = s_1' s_0 I$$

$$Y_0 = s_1' s_0' I$$




Fig-3 Logic Diagram:

b An Encoder is a combinational circuit that performs the reverse operation of Decoder. It has maximum of  $2^n$  input lines and  $n$  output lines.

Octal to binary encoder Truth table:

Octal Digit		Binary		
		A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
D <sub>0</sub>	0	0	0	0
D <sub>1</sub>	1	0	0	1
D <sub>2</sub>	2	0	1	0
D <sub>3</sub>	3	0	1	1
D <sub>4</sub>	4	1	0	0
D <sub>5</sub>	5	1	0	1
D <sub>6</sub>	6	1	1	0
D <sub>7</sub>	7	1	1	1

Fig- Truth table.

\* Limitation of octal to binary Encoder:

- ① Limitation of Limited Input Range: The octal Binary Encoder can only convert octal numbers up to 177 (octal), which is equivalent to 128 (binary).
- ② Error Detection: There is no built-in error detection mechanism in the octal binary encoder. If an invalid octal input is provided, the output may not be accurate or may be incorrect etc.

Ans. to the Q. No-2 (A)

Q.2 Decoder: A decoder is a circuit that changes a code into a set of signals. It is called a decoder because it does the reverse of encoding, but we will begin our study of encoders and decoders with decoders because they are simpler to design.




Fig: Logic Diagram. 3 to 8.

3-to-8 Truth table:

Enable	Anput			out put							
E	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Y <sub>7</sub>	Y <sub>6</sub>	Y <sub>5</sub>	Y <sub>4</sub>	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0

Fig. 3-to-8 Truth table.

Ans. to the Q. NO-2 (b)

⇒ JK Flipflops: JK flip flop is a basically a gated SR flip-flop with the additional of a clock input circuitry that prevents the illegal or ~~invalid~~ invalid output condition that can occur when both inputs S and R are equal to logic level "1" Logic "0" no, "change" and "toggle". The symbol for a JK flip-flop is similar to that of an SR Bistable latch as seen in the previous tutorial except for the additional of clock input.




Fig: JK Flip-flop Logic Diagram.

The truth table for the JK Flip-Flop.

	clock		input		output		Description
	$\overline{CLK}$	$\overline{K}$	J	K	Q	$\overline{Q}$	
Same for the SR latch	x	0	0	0	1	0	memory No change
	x	0	0	0	0	1	
	$\overline{1}$	0	1	1	1	0	Reset Q=0
	x	0	1	0	0	1	
	$\overline{1}$	1	0	0	0	1	set Q=1
	x	1	0	1	1	0	
toggle action	$\overline{1}$	1	1	1	0	1	Toggle
	$\overline{1}$	1	1	1	1	0	

Right!