

VICTORIA UNIVERSITY BANGLADESH



Assignment On

Course Name : Digital Logic Design

Course code : CSE-213

Submitted By

Name: Md. ~~Abir Hossain~~ MD. ABIR Hossain

Reg: 2219150041

Batch: 15th

Program: B.sc in CSE

Submitted To

Md. Shahin Khan (Shanto)

Department of CSE/CSIT

Lecturer Victoria University Of Bangladesh

- types of products they purchase

Ans. to the Q. No - 1(a)

* Demultiplexer:

* A demultiplexer is a device that takes a single input line and routes it to one of several digital output lines.

* We have $1 \times 2, 1 \times 4, 8 \times 1 \dots$ Demultiplexers.




Fig:- 1 Block Diagram

selectin input		output			
s_1	s_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Fig: 2 Truth table.

$$Y_3 = s_1 s_0 I$$

$$Y_2 = s_1 s_0' I$$

$$Y_1 = s_1' s_0 I$$

$$Y_0 = s_1' s_0' I$$




Fig-3 Logic Diagram:

b An Encoder is a combinational circuit that performs the reverse operation of Decoder. It has maximum of 2^n input lines and 'n' output lines.

Octal to binary encoder Truth table:

Octal Digit		Binary		
		A ₂	A ₁	A ₀
D ₀	0	0	0	0
D ₁	1	0	0	1
D ₂	2	0	1	0
D ₃	3	0	1	1
D ₄	4	1	0	0
D ₅	5	1	0	1
D ₆	6	1	1	0
D ₇	7	1	1	1

Fig- Truth table.

* Limitation of octal to binary Encoder:

- ① Limitation of Limited Input Range: The octal Binary Encoder can only convert octal numbers up to 177 (octal), which is equivalent to 128 (binary).
- ② Error Detection: There is no built-in error detection mechanism in the octal binary encoder. If an invalid octal input is provided, the output may not be accurate or may be incorrect etc.

3-to-8 Truth table:

Enable	Anput			out put							
E	A ₂	A ₁	A ₀	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0

Fig. 3-to-8 Truth table.

Ans. to the Q. NO-2 (b)

JK Flipflops: JK flip flop is a basically a gated SR flip-flop with the additional of a clock input circuitry that prevents the illegal or ~~invalid~~ invalid output condition that can occur when both inputs S and R are equal to logic level "1" Logic "0" no, "change" and "toggle". The symbol for a JK flip-flop is similar to that of an SR Bistable latch as seen in the previous tutorial except for the additional of clock input.




Fig: JK Flip-flop Logic Diagram.