VICTORIA UNIVERSITY BANGLADESH

Assignment On

Course Name : Digital Logic Design

Course code : CSE-213

Submitted By	Submitted To
Name: ~~Md. Abir Hossain~~ MD. ABIR Hossain Reg: 2219150041 Batch: 15th Program: B.sc in CSE	Md. Shahin Khan (Shanto) Department of CSE/CSIT Lecturer Victoria University Of Bangladesh

- Types of products they purchase.

Page-6

Ans. to the Q.NO - 1(a)

* **Demultiplexer:**

* A demultiplexer is a devie that takes a single input line and routes it to one of several digital output line.

* We have 1×2, 1×4, 8×1 ... Demultiplexer.



Fig:- 1 Block Diagram

selection input		output			
S_1	S_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Fig:2 Truth table.

$Y_3 = S_1 S_0 I$

$Y_2 = S_1 S_0' I$

$Y_1 = S_1' S_0 I$

$Y_0 = S_1' S_0' I$



Fig-3 logic Diagram:

Ans. to the Q.NO-1 (b)

b An Encoder is a combinational circuit that performs the reverse operation of Decoder. it has maximum of 2^n input lines and 'n' output lines.

Octal to binary encoder Truth table:

Octal Digit		Binary		
		A_2	A_1	A_0
D_0	0	0	0	0
D_1	1	0	0	1
D_2	2	0	1	0
D_3	3	0	1	1
D_4	4	1	0	0
D_5	5	1	0	1
D_6	6	1	1	0
D_7	7	1	1	1

Fig- Truth table.

*Limitation of octal to binary Encoder:

① ~~Limitation~~ Limited input Range: The octal Binary Encoder can only convert octal number up to 177 (octal), which is equivalent to 128 (Binary).

② Error Detection: There is on Build-in error detetion mechanism in the octal Binary Encoder. If an invalid octal input is provided, the output may not be accured on may be incorrect etc.

3 to 8 Truth Table:

Enable	Input			output							
E	A_2	A_1	A_0	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0

Fig. 3 to 8 Truth table.

Ans. to the Q.NO-2(6)

* JK Flipflops: JK flipflop is a basiclly a gated SR flip-flop with the additional of a clock input circuitry that prevents the illegal or ~~indiva~~ invalid output condition that can occur when both inputs S and R are equal to logical level "1" Logic "0" no, "change" and "toggle". The symbol for a JK flip-flop is similar to that or an SR Bistable latch as seen in the pervious tutorial except for the additional of clock input.



Fig: JK Flip-flop Logic Diagram.