

VICTORIA UNIVERSITY BANGLADESH



Assignment On

Course Name : Digital Logic Design

Course code : CSE-213

<p>Submitted By Name: Md. Arif Hossain Reg: 2219150041 Batch: 15th Program: B.sc in CSE</p>	<p>Submitted To Md. Shahin Khan (Shanto) Department of CSE/CSIT Lecturer Victoria University Of Bangladesh</p>
---	---

231

Name: AMD. Anif Hossain

ID: 2213150041

Answer to the question NO 2 (e)

Decoder: A decoder is a circuit that changes a code into a set of signals. It is called a decoder because it does the reverse of encoding. But we will begin our study of encoders and decoders with decoders because they are simpler to design.




Fig: Logic Diagram. 3 to 8


3 to 8 Truth Table

Enable	Input			Output							
	A_2	A_1	A_0	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0

Fig: 3 to 8 Truth table.

Answer to the question no 2(b)

* JK Flipflops: JK flipflop is a basically a gated SR flip-flop with the additional of a clock input circuitry that prevents the illegal or invalid output condition that can occur when both inputs and R are equal to logical level "1". Logic "0" no, "chang" and "toggle" the symbol for a JK flip-flop is similar to that of an SR Bistable latch as seen in the previous tutorial except for the additional of clock input



Page-2 Fig: JK Flip-Flop Logic Diagram

Answer to the question NO. 1(a)

Demultiplexer:

* A demultiplexer is a device that takes a single input line and routes it to one of several digital output lines.

* We have 1×2 , 1×4 , 8×1 Demultiplexer.




Fig-1 Block Diagram.

Input		Output			
s_1	s_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Fig 2: Truth table.




Fig - Logic Diagram

Answer to the question NO: 1 (b)

An encoder is a combinational circuit that performs the reverse operation of Decoder. It has maximum of 2^n input lines and 'n' output lines

octal to binary encoder Truth table

Octal Digit	Binary		
	A ₂	A ₁	A ₀
D ₀ 0	0	0	0
D ₁ 1	0	0	1
D ₂ 2	0	1	0
D ₃ 3	0	1	1
D ₄ 4	1	0	0
D ₅ 5	1	0	1
D ₆ 6	1	1	0
D ₇ 7	1	1	1

Fig - Truth table.

Limitation of octal to binary Encoder:

① Limited Input Range: The octal Binary Encoder can only convert octal numbers up to 177 (octal), which is equivalent to 128 (Binary)

② Error Detection: There is an built-in error detection mechanism in the octal Binary encoder. If an invalid octal input is provided, the output may not be accurate or may be incorrect etc