

Name - Md. Rakib Hasan.

ID - 2216080021.

Course - Digital Electronics And pulse Technique.


Code - CSE-223.

x

Answer to the Question No- 1 (a)

(a) Ans: Master & slave flip-flop: A master - slave flip-flop is made by connecting two JK flip-flops in a series configuration in which one acts as the master and another as a slave. The two inputs of slave are connected with the output of the master flip-flop. Furthermore, the master flip-flop input are fed back by output of the slave flip-flop.

Example:



02/06/2024 14:26

⇒ Assum in 1-state, $C=0, J=k=1.$

- Due to feedback, the output of the J-gate is 0, output of K-gate is 1.
- if clock is change to $C=1$ then master is reset.

⇒ Assum in 0-state, $C=0, J=k=1.$

- Due to feedback, the output of the J-gate is 1, output of K-gate is 0.
- if clock is change to $C=1$ then master is set

⇒ 1 on J input line, 0 on K input line sets the Flip-Flop,

→ - if in 1 set unchange b/c s, k, set to 0.


- if in 0-state, s. set to 1, k set to 0.

⇒ 0 on J input, 1 on K input line.

Reset the Flip-Flop.

① ⑥ Answer:

⇒ Master-slave Flip-Flop using JK FF.



The circuit samples the J input and changes its output of the Negative edge of the clock, CP.

When the clock is 0 the output of the Inverter is 1. The Slave Latch is Enable.

AND gate 5, 6, 7, 8, is enable. These gates which means slave's output is equal to the

P.t. ①

Master output y . The master latch gate
No 1, 2, 3, 4. is disable when $(CP=0)$

When the CP change to high J input is
Transferred to the master latch. The slave
remains disable & long if CP is low any
change in the input changes y but not a for
J input.


similarly, for K input event changes output
for the ~~negative~~ negative edge of the clock CP
where the CP is 0, the output is 1. Then

the slave latch is Enable and its output a is
~~equal~~ equal to the master output y for $CP=0$

The master latch when is low slave remains
disable when CP is high the K input when
change the y is being change for this but
not a .


Answer to the Question No - 2

2/3 Answer: State Diagram is \longrightarrow



Answer to the Question No-3

Ⓐ Answer:




clock,

The following register is a 8-bit serial register. There is clock for every cell. There is X-012 gate for the register cell names are S_0, S_1, \dots, S_7 . All the cells are connected via a protocol which source to

Destination register for every cell there is input which is

called 0 and output is called Q. By combining all the functions the 8-bit serial register is built. if the clock is disabled the registers turn to off mode. There is X-on function for the following gate.

3/6 Answer: Serial transfer from register Reg A to Register B




P, +0

⇒ Serial transfer - Example

Timing pulse	Shift Register A	Shift Register B
Initial B value	1011	0010
After P ₁	1101	1001
After P ₂	1110	1100
After P ₃	0111	0110
After P ₄	1011	1011

Answer to the Question No-4

Ⓐ Answer: Diagram for the given table -



present state		next state		old put	
		$n=0$	$n=1$	$n=0$	$n=1$
A	B	AB	AB	y	y
0	0	0 0	0 1	0	0
0	1	0 0	1 1	1	0
1	0	0 0	1 0	1	0
1	1	0 0	1 0	1	0

For the above transition table formulas are


Ans

$$A(++) = A^n + B^n$$

$$B(++) = A^n$$

$$Y(+) = (A+B)^n$$

for $n=0$
 $n=1$



Current state	Input	Next state	Output
00	A	01	
00	B	10	
01	A	11	
01	B	00	
10	A	11	
10	B	00	
11	A	11	
11	B	10	