

Victoria University of Bangladesh

Dept of CSE

Program:- B.Sc in CSIT

Course title:- Digital Electronics and  
Pulse technique

Course code:- CSE 223

Name:- Husnat Julian Tanshee

ID:- 2520200011

Batch:- 20


Final assessment

①


Ans to the Q no - 1(a)

### Master-Slave JK flip flop:-

The JK flip-flop faces a race-around condition where the output becomes unstable if CLK is high for a long time. To avoid this, the Master-Slave JK flip flop is introduced. This is a combination of two JK flip flops connected in series, with one acting as the master and the other as the slave. The output from the master flip flop is connected to the slave flip flop's inputs, and an inverter is connected to the clock pulse.



## Ans to the Q no - 1(b)



When the clock pulse goes to 1, the slave is isolated; J and K inputs may affect the state of the system. The slave flip flop is isolated until the CP goes to 0. When the CP goes back to 0 information is passed from the master flip-flop to the slave and output is obtained.

Firstly the master flip flop is positive level triggered and the slave flip flop is negative level triggered, so the master responds before the slave.

If  $J=0$  and  $K=1$ , the high  $Q'$  output of the master goes to the K input of the slave and the clock forces the slave to reset, thus the slave copies the master.

If  $J=1$  and  $K=0$ , the high  $Q$  output of the master goes to the J input of the slave and the negative transition of the clock sets

③

the slave copying master.

If  $J=1$  and  $K=1$ , it toggles on the positive transition of the clock and thus the slave toggles on the negative transition of the clock.


If  $J=0$  and  $K=0$ , the flip flop is disabled and  $Q$  remains unchanged.

Toggling occurs during a clock cycle, where the master output remains high until the clock is low. The slave output remains low until the clock is high, and the master output remains high until the clock is low. Toggling occurs once in a cycle.

This makes the Master-Slave JK flip flop a Synchronous device.

(4)

Ans to the Q no - 2(a)



$x, y = \text{input } \& z = \text{output}$

	$x, y$	$z$
① $(0,0) \rightarrow (0,0)$	00	0
② $(0,0) \rightarrow (0,1)$	01	0
③ $(1,0) \rightarrow (0,0)$	10	0
④ $(0,0) \rightarrow (0,0)$	11	0
⑤ $(0,0) \rightarrow (0,1)$	00	1

Present state      new state


⑤

		1	2	Y
⑥	$(0,1) \rightarrow (1,1)$	0	1	1
⑦	$(1,1) \rightarrow (0,0)$	1	0	1
⑧	$(0,0) \rightarrow (0,0)$	1	1	1
⑨	$(0,0) \rightarrow (0,0)$	0	0	0
⑩	$(0,0) \rightarrow (1,0)$	0	1	0
⑪	$(1,0) \rightarrow (1,1)$	1	0	0
⑫	$(1,1) \rightarrow (1,1)$	1	1	0
⑬	$(1,1) \rightarrow (0,1)$	0	0	1
⑭	$(0,1) \rightarrow (1,1)$	0	1	1
⑮	$(1,1) \rightarrow (1,1)$	1	0	1
⑯	$(1,1) \rightarrow (1,0)$	1	1	1

Present state      new state

⑥

Ans to the Q no - 3(a)



This is a digital integrated circuit that can send data parallelly or serially converting and controlling output data in serial form. It is compatible with TTL logic devices.

~~and~~, The shift registers operates in two modes: parallel in serial out mode and serial in parallel out mode, controlled by the Shift load input pin.

Ans to the Q no - 3(b)


① Serial mode - information is transferred and manipulated one bit at a time.

② Parallel mode - all the bits of the registers are transferred at the same time.


③ Shift control - determine when and how many times of the registers are shifted.

(7)

④ Register A is connected in circular mode in this circuit.



Example



Timing pulse

Initial value

After T<sub>1</sub>

After T<sub>2</sub>

After T<sub>3</sub>

After T<sub>4</sub>

Shift reg A

1011

1101

1110

0111

1011

Shift reg B

0010

1001


1100

0110

1011

⑧

## Ans to the Q no - 4(a)



- ① P.S.  $(0,0)$ ; H.S.  $(0,0)$ ;  $i = 0$ ; Output = 0
- ② P.S.  $(0,0)$ ; H.S.  $(0,1)$ ;  $i = 1$ ; Output = 1
- ③ P.S.  $(0,1)$ ; H.S.  $(0,0)$ ; ~~i = 0~~;  $i = 0$ ; Output 1
- ④ P.S.  $(0,i)$ ; H.S.  $(1,0)$ ;  $i = 1$ ; Output = 0
- ⑤ P.S.  $(1,0)$ ; H.S.  $(0,0)$ ;  $i = 0$ ; Output = 1
- ⑥ P.S.  $(1,0)$ ; H.S.  $(1,1)$ ;  $i = 1$ ; Output = 0
- ⑦ P.S.  $(1,1)$ ; H.S.  $(0,1)$ ;  $i = 0$ ; Output = 1
- ⑧ P.S.  $(1,1)$ ; H.S.  $(1,0)$ ;  $i = 1$ , Output = 0
- ⑨