

NAME: M.N. KHAN

ID : 2216080041

8th Batch (EV)

CSE

Course: Digital Electronic & Pulse Technique

Course Code: CSE-223


Ans: the 1st: NO: 01

(a) Master & slave Flip-Flop:

The concept samples the 2 input & always its output at the negative edge of the clock, CLK. When the clock is 0, the output of the inverter is 1. The slave latch is enabled & its output  $Q_2$  is equal to the master output 1. The master latch is disabled ( $CLK=0$ ) when the CLK changes to high, 0 input is transferred to the master latch. The slave remain disable as long as CLK is low. Any change in the input changes  $Q_1$ , but not  $Q_2$ . The output of flip-flop can change when clk makes a transition  $1 \rightarrow 0$


Master slave SR flip-flop (negative edge of triggered)

are -



Ans: the: Q: NO: 1 (b)

Master slave, flip-flop (negative, edge, triggered).



O.P.T

4


The circuit samples the  $J$  input & changes its output at the negative edge of the clock  $cp$

When the clock is 0, the output of the inverter is 1. The slave before is enabled. AND Gate 5,6,7,8 is enabled. These gets which means slave's output is equal to the master output  $r$ . The master later gate no, 1,2,3,4 is disable when  $cp=0$ .


when the  $cp$  changes to high,  $J$  input is transfer to the master latch. The slave remains disable as long as  $cp$  is low. Any change in the input change  $r$  but not  $Q$  for  $J$  input.

Similarly for  $K$  input circuit changes output for the negative edge of the clock,  $cp$  when the  $cp$  is 0, the output is 1. Then the slave latch is enable and its output  $r$ . for  $cp=0$  the master latch is disable when  $cp$  is high the  $K$  input insert into master latch but when  $cp$  is low slave master disable. when  $cp$  is high the  $K$  input is sent into when changes the  $r$  is being changed for this but not  $Q$ .

following state diagram is -



(a) 8-bit serial register:




The following register is a 8-bit serial register.

There is clock for every cell. There is x-or gate for the register. cell names are S0, S1, S2, S3, S4, S5, S6, S7.

via a protocol which source to destination register for every cell there is input which is called D & output is called Q. By combining all the functions the 8-bit serial register is built.

If the clock is disabled the registers funny to off mode there is x-or function for the following gate.


b) Serial transfer from register Reg A to Reg B



Serial transfer example: —

Timing Dabse	Shift Register A	Shift Register B
Initial Value	1 0 1 1	0 0 1 0
After T1	1 1 0 1	1 0 0 1
After T2	1 1 1 0	1 1 0 0
After T3	0 1 1 1	0 1 1 0
After T4	1 0 1 1	1 0 1 1

(a) state Diagram for the following question:-



Present state	Next state		output	
	x=0	x=1	x=0	x=1
A B	A B	A B	Y	Y
0 0	0 0	0 1	0	0
0 1	0 0	1 1	1	0
1 0	0 0	1 0	1	0
1 1	0 0	1 0	1	0

In the above transition table formulae are:-

$$A(t+1) = Ax + Bx$$

$$B(t+1) = x$$

$$Y(t) = (A+B)x$$

for  $x=0$   
 $x=1$