

Name: Ardouse Lomat Jaham Rumpa

ID: 2215470041


Course Title: Digital Electronics and
pulse technique

Course code: CSE-223

Ans to the Ques. No-01

(a) Ans Master & Slave flip-flop — A master slave flip-flop is made by connecting two JK flip-flops in a series configuration in which one acts as the master and another as a slave. ~~The~~

Example —



→ Assume in 1-state, $c=0$, $J=K=1$.


— Due to feedback, the Output of the J-gate is a Output of K-gate is 1

— if clock is change to $c=1$ then master is reset.


→ Assume in 0-state, $c=0$, $J=K=1$

— Due to feedback, the Output of the ~~J~~-gate is 1 Output of K-gate is 0.

— if clock is change to $c=1$ then master is set.




① (b) Master - Slave Flip-Flop using JK = PF




The circuit samples the J input and change its output of the Negative edge of the clock, CP

Ans to the Ques No-2(a)

State Diagram is




Ans to the Ques. No- 3 (a)



1001	1011	1010
0111	0110	0101
1110	1111	1100
1101	1100	1011

(b) *Serial transfer of data*



⇒ Serial transfer — Example —

Timing pulse	Shift Register A	Shift Register B
Initial value	1011	0010
After P ₁	1101	1001
After P ₂	1110	1100
After P ₃	0111	0110
After P ₄	1011	1011