

Victoria University of Bangladesh  
Department of Computer Science & Engineering

Name: Ashit Kumar (Abin)

Student ID: 2221220011

Final Assessment

Program: B.Sc. in (CSE)

Semester: Fall - 2023

Batch: 22nd (Evening)

Course code: CSE-223

Course Title: Digital Electronics and pulse  
Technique.


1

Ans to the Ques No-1(a)

MASTER & SLAVE PLIP. FLOPS

The circuit samples the input and charges its output at the negative edge of the clock at the negative edge of the clock,  $clk$ . When the clock is 0, the output of the inverter is 1. The slave latch is enabled and its output  $Q$  is equal to the master output  $y$ . The master latch is disabled ( $clk=0$ ) when the  $clk$  changes to high. Input is transferred to the master. Latch the slave remains disabled as long as  $clk$  is low. Any change in the input changes  $y$ , but not  $Q$ . The output of the flip flop can change when  $clk$  makes a transition  $1 \rightarrow 0$ .


Master slave SR flip-flop (negative edge triggered)



②

Ans to the ques No-1(b)

MASTER Slave JK flip-flop (negative edge triggered)




The circuit samples the J input and charges its output at the negative edge of the clock, cp. When the clock is 0, the output of the inverter is 1. The slave latch is enabled AND gate 5, 6, 7, 8 is enabled. These gates which means slave's output y. The master latch gate no 1, 2, 3, 4 is disabled later (cp=0). When the cp changes to high, J input is transferred to the master latch. The slave remains disabled as long as cp is low. Any change in the input changes y but not for J input.

③

Similarly for  $k$  input circuit changes output for the negative edge of the clock,  $cp$  when the  $cp$  is 0, the output is 1, then the slave latch is enabled and its output  $Q$  is equal to the master output  $Y$ . For  $cp=0$  the master latch is disabled when  $cp$  is high the  $k$  input is sent into master latch but when  $cp$  is low slave remains disabled. When  $cp$  is high the  $k$  input when changes the  $Y$  is being changed for this but not  $Q$ .

Ans to the ques no - 2 (a)


Flowing state diagram is -



(4)

Ans to the ques No-3(a)

8-bit serial register -




The following register is a 8-bit serial register. There is clock for every cell. There is X-OR gate for the register. Cell names are  $S_0, S_1, S_2, S_3, S_4, S_5, S_6, S_7$ . At the cells are connected via a protocol which source to Destination register for every cell there is input which is called D and out put is called Q, by combining all the functions the 8-bit serial register is built.

If the clock is disabled the registers turns to hold off mode. there is X-OR functions for the following gate.

5

Ans to the ques No - 3 (b)

Serial Transfer from register Reg A to Reg B




Serial-Transfer Example.

Timing phase	Shift Register A	Shift Register B
Initial value	1 0 1 1	0 0 1 0
After P <sub>1</sub>	1 1 0 1	1 0 0 1
After P <sub>2</sub>	1 1 1 0	1 1 0 0
After P <sub>3</sub>	0 1 1 1	0 1 1 0
After P <sub>4</sub>	1 0 1 1	1 0 1 1

6

Ans to the ques No-4 (a)

State Diagram for the following question:—



present state	next state		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
A B	A B	A B	Y	Y
0 0	0 0	0 1	0 0	0
0 1	0 0	1 1	1	0
1 0	0 0	1 0	1	0
1 1	0 0	1 0	1	0

for the above transition table functions are —

$$A(t+1) = Ax + Bx$$

$$B(t+1) = Ax$$

$$Y(t) = (A+B)x$$

for,  $x=0$

$x=1$

7

Ans: For the above transition table formulas are,

$$A(t+1) = Ax + Bx$$

$$B(t+1) = A'x$$

$$y(t) = (A+B)x'$$

for  
 $x=0$   
 $x=1$