

Name: 'Randouse Lomat Jaham Rumpa

ID: 2219470041

Course Title: Digital Electronics and
pulse technique

Course code: CSE-223

Ans to the Ques NO: 01(a)

(a) Ans: In electronics, Flip-flops and latches have one characteristic that there are two stable states that can store state information - a bistable multivibrator. The circuit can be made to change state by signals.

Example:

This simple Flip-flop circuit has a set input (S) and a reset input (R). In this system, when you set "S" as active, the output "Q" would be high, and "Q-bar" would be low. Once the outputs are established, the wiring of the circuit is maintained until "S" or "R" go high, or power is turned off.

Ans to the Ques NO: 01(b)

(b) Ans:

Two types of sequential circuit:

(a) Asynchronous sequential circuit:

- Depends when the input signal at any instant of time and their change order.
- They have better performance but hard to design.


(b) Synchronous - Sequential Circuit:


- ① Depend from the knowledge of its signals at distance instants of time.
- ② Much easier to design.
- ③ Synchronized by a periodic train of clock phases.

Ans to the Qus NO:02 (a)

Ans: Controlled latches: Using JK Flip-flop Controlled Latches are drawn on the opposite page:

JK-Latches:






We can show a characteristic table to show detail about JK table here is the characteristic table.

Q	J	K	$Q(t + \Delta)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Diagram table : characteristic table.

Ans-to-the Qus NO:02.(b)

Ans: Here is drawn the master slave SR flip-flop (Negative edge triggered) -



Ans to the Qus NO: 03 (a)

Ans: The mealy model:

The outputs are functions of both the present state and inputs:

→ The outputs may change if the inputs change during the clock pulse period.

→ The outputs may have memory false values unless the inputs are synchronized with the clocks:

The moore model:

The outputs are functions of the present state only.

→ The outputs are synchronous with the clocks.

Ans to the Qus no: 03 (b)

(b) Ans: Mealy state machine:

Mealy machine




figure: Block diagram of Mealy Machine


Following the block diagram here is a table of Mealy Machine.

Present State		I/p	Next state		O/p
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

Ans to the Qus NO: 03(5)

Moore state Diagram:

state / output



State Reduction:

- ① Sequential circuit analysis —
Circuit diagram \rightarrow state table (or state diagram).
- ② Sequential circuit design —
State diagram (state table) \rightarrow Circuit diagram
- ③ Redundant state may exist in a state diagram
- ④ By eliminating them \rightarrow reduce the # of logic gates and flip-flop.