

Victoria University of Bangladesh  
Department of Computer Science & Engineering

Name: Ashit Kumar (Abit)

Student ID: 2221220011

Mid Assessment

Program: B.Sc. in (CSE)

Semester: Fall - 2023

Batch: 22nd (Evening)

Course code: CSE-223

Course Title: Digital Electronics and pulse  
Technique

①

### Ans to the ques No- 2(a)

In electronics, flip-flops and latches are circuits that have two stable states that are store state information. a bistable multivibrator. The circuit can be made to change state by signals.

Example :-

This simple flip-flop circuit has set input (S) and a reset input (R). In this system, when you set 'S' as active, the output 'Q' would be high, and 'Q' would be low once the output is established. the wiring of the circuit is maintained. until 'S' or 'R' go high, or power is turned off.

### Ans to the ques No- 1(b)

Two types of sequential circuits:

(a) Asynchronous sequential circuit -

- ① Depends upon the input signal at any instant of time and their change order.
- ② may have better performance, but hard to design.

(b) Synchronous sequential circuit:

- ① Defined from the knowledge of its signals at discrete instants of time.
- ② much easier to design.

②


③ Synchronized by a periodic train of clock pulses.

Ans to the ques NO-2(a)

Controlled Latches:

Using JK flip-flop Controlled latches are drawn on the opposite page -

JK latch



③


We can show a characteristic table to show detail about JK latch. Here is the characteristic table -

Q	J	K	Q(Ht)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Diagram Table :- Characteristic Table -

Ans to the ques No-2(b)

Here is drawn the master slave SR flip-flop (negative edge triggered) -



④

Ans to the ques No-3(a)

- A) The mealy model; The outputs are functions of both the present state and inputs.
- ① The outputs may change if the inputs change during the clock pulse period.
  - ② The outputs may have momentary false values unless the inputs are synchronized with the clocks.
- B) The moore model: The outputs are functions of the present state only.
- ① The outputs are synchronous with the clocks.

Ans to the ques No-3-(b)

A) Mealy state machine:




figure:- Block diagram of mealy machine

(b)


following the block diagram here is a table of mealy machine

Present State		I/P	Next State		O/P
A	B		A	B	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

Ans to the ques no - 3 (b)

(c)

Moore State Diagram:



State Reduction

Sequential Circuit analysis -

Circuit diagram  $\rightarrow$  state table (on state diagram)

(6)

- ② Sequential circuit design -  
State diagram (state table)  $\rightarrow$  circuit diagram
- ③ Redundant state may exist in a state diagram  
(on table)
- ④ By eliminating them  $\rightarrow$  reduce the #  
of logic gates and flip-flops.