

Name: M.N. KHAN

ID: 2216080091

Course code: CSE-223

Course title: Digital Electronics and pulse  
"Mid Assessment" Technique.

Q. No: 01

a) In electronics, flip-flops & latches are circuits that have two stable states that can store state information - a bistable multivibrator. The circuit can be made to change state by signals.

Example :- This simple flip-flop circuit has a set input (S) & a reset input (R). In this system, when you set 'S' as active, the output 'Q' would be high, & 'Q' would be low. Once the output is established, the wiring of the circuit is maintained, until 'S' or 'R' go high, or power is turned off.

(b) ans: Two types of sequential circuits: -

① Asynchronous sequential circuits -

- ① Defined upon the input signal at any instant of time & their change order.
- ② May have better performance but hard to design.



② Synchronous sequential circuits:

- ① Defined from the knowledge of its signals at discrete instants at time.
- ② Much easier to design.
- ③ Synchronized by a periodic train of clock pulses.

Ans: the: q: no: 02

(a) controlled latches: using JK flip-flop controlled latches are drawn on their opposite page.

JK latch -




We can show a characteristic table to show detail about JK latch. Here is the characteristic table -

$Q$	$J$	$K$	$Q (T+1)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Diagram : - Characteristic Table .

Ans: to the Q. no. 02

⑥ Here is drawn the master slave SR flip-flop (negative edge triggered)



Ans: p. the: g: NO: 0,3

(a)

(A) Mealy model: The outputs are functions of both the present state & inputs.

① The outputs may change if the inputs change during the clock pulse period.

② The outputs may have memory of any false values unless the inputs are synchronized with the clock.

(B) Moore model: The outputs are functions of the present state only.

① The outputs are synchronous with the clock.

(b) Mealy state machine:

Mealy machine




Figure: Block diagram of Mealy machine

following the block diagram here is a table of Mealy machine:


Mealy

Present state		I/P	Next state		O/P
A	B		A	B	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

Table-1: Mealy machine table.

© Moore State Diagram:

Gate/Output



State Relation: ① sequential circuit analysis -  
circuit diagram  $\rightarrow$  state table (or state diagram)

② sequential circuit design -  
state diagram (state table)  $\rightarrow$  circuit diagram.

③ Redundant state may exist in a state diagram (or table)

④ By eliminating them - reduce that the # of logic gates & flip-flops.