

Name - MD. Rakib Hasan.

ID - 2216080021

Course - Computer Organization & Assembly Language.

Course code - CSE-233.

Answer to the Question No - 1

① Answer: Full Adder Logic gate: Full Adder is the adder that adds three input and produces two Outputs. The first two inputs are A and B and the third input is an input carry as  $C_{-IN}$ . The Output carry is Designated as  $C_{-out}$  and the Normal Output is designated as S which is the sum. The  $C_{-out}$  is also known as that 'majority 1' detector, whose output goes high when more than input together to create a byte-wide adder and cascade the carry bit from one adder and cascade the carry bit from one adder to another. We used a full adder because when a carry in bit is available, another 1-bit adder must be used. Since a 1-bit half adder does not take carry in bit. A 1-bit full adder takes three operands and generates 2-bit result.

When the addition of two binary digits is performed then sum is generated. If it consists of two digit in the output then the MSB bit is reserved to as carry. This is treated as the third bit in the process of addition.




\* \* Full Adder Truth Table :

INPUT			Out put	
A	B	C-IN	Sum	C-out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




Answer to the Question - No - 2

(A) Answer : Memory Subsystem organization: The memory is divided into cells, and each of them is identified by a unique number called an Address. When the CPU wants to read or write an Address, it generates control signals such as 'read' and 'write' which each cell can identify.



⑥ Answer:



← 8 bit Data bus →

If we see RAM physically then we notice that RAM is made up of a few chips, we can design the required RAM size using

Basic RAM chips. We can observe a basic RAM chip follows.

CS1: For chip select 1, the value should be 1.

CS2: For chip select 2, the value should be 0.

Read and write: used for upcoming signals.

If we have  $n$  bit Address and  $m$  bit word then our RAM size

will be  $2^n \times m$ .

Example:

$n = 7$  bit,  $m = 8$  bit

RAM size =  $128 \times 8$

given, Basic RAM size =  $128 \times 8$ .

Required RAM size =  $512 \times 8$

To design RAM size of  $512 \times 8$  from  $128 \times 8$ , here are calculation needed to first.

① Number of chips required:

$$\text{Number of chip required} = \frac{\text{Desired RAM size}}{\text{Basic RAM size}} = \frac{512 \times 8}{128 \times 8}$$

= 4 chips.

P.T.O.

10/10/2023 10:37

② Address Bits: Required size is  $512 \times 8$

$$512 \times 8 = 2^9 \times 8$$

Therefore, 9bit address is required.

③ Decoder size: If the number of word is increasing there will be a need for a decoder.

Case number of word is increasing (from 128 to 512)

Size of decoder = number of times word increasing

$$128 \rightarrow 512$$

word increased by 4 times

$$\text{Decoder size} = 2 \times 4$$

pictorial Description (Design  $512 \times 8$  RAM)





(a) Answering A Model of I/O subsystem Organization: Input and

Output (110) (110) Devices Allow us to Communicate with the Computer System. I/O is the transfer of Data between primary Memory and various I/O peripherals. Input devices such as keyboard, mice, card readers, scanner, voice recognition system, and touch screen enable us to enter data into the computer.

The I/O Subsystem of a Computer provides efficient mode of communication between the central system and the outside environment. It handles all the input-output operations of the computer system.

We can classify input/output ports into four categories based on the CPU's ability to read and write data at a given port address. These four categories are read-only ports, write-only ports, read/write ports, and dual I/O ports.




Fig: A mode of I/O subsystem organization.



Answer to the Question No-4

Q Answer: CAM: Content Addressable Memory is a data storage device that stores memory in cell. When any aspect of the memory is entered the CAM compares the input with all the stored data. It is a high-speed searching application. It is also called associative memory, associative storage or associative array.

II Features of CAM

- 1 It is used in the database management system
- 2 It is also called Associative Memory
- 3 CAM is expensive than RAM.
- 4 CAM is suitable for parallel search.
- 5 It returns the list of data word addresses that was ~~all~~ searched.

III Working of CAM

1 Content-Addressable Memory (CAM) is a silicon chip for amazingly quick yet unmistakable kinds of memory.

2 Queries utilizing a CAM is theoretically like a cooperative exhibit rationale in data structures yet the yield is very streamlined.



③ At the point when the key is passed to a CAM sub framework, it restores the related incentive to that key.

Because a "key  $\rightarrow$  esteem" pair is made that can be Referenced further.

④ The most significant element is that Query of Section in a CAM can be performed in a solitary clock cycle in the Silicon.

⑤ A RAM module that requires various clock cycles to make a Solitary Memory brings a CAM cell in the registers chip that comprises two SRAM cells.




Fig: Content-addressable memory 10/10/2023 10:43