

Name - Fardouse Lomat Jahan Rumpa

ID - 2219170041

Department - B.Sc in CSE (E)

Batch - 17th

Subject code - CSE - ~~333~~ 333

Subject title - Computer peripherals &
Interfacing

①

Ans to the Qus NO: 01(a)

Answer: Computer peripherals such as disk drives, printers etc. work in different ways and linking a peripheral to the processor is a difficult task.

They work at different speeds, use different codes transfer different amounts of data at a time, and even work at different voltages.

An interface is the hardware and software needed between a processor and a peripheral device in order to compensate for differences in their operational characteristics. The interface allows the two devices to communicate correctly.

Example: Taking input from a keyboard is peripheral interfacing. Here keyboard is the peripheral device. Printing a document with a printer is a peripheral interfacing where printer is the peripheral device. Showing a video on the monitor is a peripheral interfacing and this case monitor is the peripheral device.

Ans to the Qus NO: 01(b)

Answer: Interrupt: An interrupt is a signal sent to the processor that interrupts the current process. It may be generated by a hardware device or a software program.

A hardware interrupt is often

2

created by an input device such as a mouse or keyboard. For example, if you are using a word processor and press a key, the program must process the input immediately. Typing "hello" creates five interrupt requests, which allows the program to display the letters you typed. Similarly, each time you click a mouse button or tap on a touchscreen, you send an interrupt signal on the device.

Ans to the Qus NO:02 (a)

Answer: When a process is executed by the CPU and when a user request for another process then this will create disturbance for the running process. This is also called as the interrupt.

Types of interrupt:

Generally there are three types of interrupts those are occurred for example -

- 1) Internal interrupt.
- 2) Software Interrupt.
- 3) External interrupt.

5

Ans to the Qus NO: 02 (b)

Answer: Context switching mechanism:

Context switching is the switching of CPU from one process to another process. Context switching means storing the process state so that we can reload the process when needed and the execution of the process can be resumed from the same point later.


Context switching is the characteristic of a multitasking operating system. In context switching, one CPU can be shared among several processes. In other words, context switching is the mechanism that permits a single CPU to handle several threads or processes without the need for extra processors.

In context switching, processes are switched so quickly that the user gets the myth that all processes are running simultaneously.

But in the process of context switching, there are lots of steps that we need to follow. We cannot directly change or switch the process from running state to ready state. It is mandatory to save the context of that process. If we do not save the context of the process, while again executing the process, we need to start its execution from the beginning. In reality, the process from running state to ready state. It is mandatory to save the

(A)

context of that process. If we do we need to start its execution from the process in its previous execution. So, it is required to save the context of the process before placing some other process in the running state. Context means data of CPU registers and program counters anytime.



Context Switching Triggers:

The context switching Triggers are:

1. Interrupts.
2. Multitasking.
3. kernel / User switch.

Interrupts: We require context switching if there

5

is an interruption of CPU to get data from the disk read.

Multitasking: if the CPU has to move processes in and out of memory so that it can user mode to kernel mode.

Steps Involved in Context Switching:

With the help of the below figure, we describe the procedure of context switching between the processes, which are P1 and P2. When we can see in the following figure that initially, the P1 process is in running state and the P2 process is in the ready state. If there occurs some interrupting, then it is required to change the state of the P1 process from running to the ready state. When the context of the process P1 is saved, then change the state of the P2 process from ready to the running state. There are various steps which are involved in the context switching.

1. The process P1 context, which ^{is} in the running state, we will be stored in PCB (Program Control Block). That is called PCB1.

2. Next, PCB1 is transferred to the appropriate queue, i.e., the I/O queue, ready queue, and the waiting queue.

3. Then from the ready queue, we choose the new process, which is to be executed. i.e., the process P2.

6

4) Next, we update the PCB (Program Control Block) of the P2 process called PCB2. It includes switching the process state from one to another (Ready, blocked, suspend or exit) if the CPU previously executed process P2, then we get the location of the last executed process so that we can again proceed with the P2 Process execution.

5) In the same manner, if we again need to execute the process P1, then the same procedure is followed.

Ans to the Bus No: 03 (a)

Answer: The basic concept of Analog interfacing:

There are may be several analog interfaces in the circuits such as ADC, DAC, power management, grounds, etc. In communication circuits, there may be oscillators, mixers, output amplifiers, buffers, speakers etc. Any terminal where an analog signal comes in or goes out and the hardware associated with that, can be considered as an analog interface.

Most of the time, the term is used to differentiate the analog portion of the circuit with the digital portion.

Example:

An interface on a circuit or a device such as a phone, which takes in an analog signal and then converts it to digital, can be referred for the best example for analog interface.

②

Ans to the Qus No: 03 (b)

Answer: The Interrupt Vector Table (IVT) and Service Routine are key components of interrupt handling in computer systems. They are responsible for managing and handling interrupts, which are asynchronous events that occur during the normal execution of a program and require immediate attention from the CPU.

The interrupt Vector Table (IVT) is a data structure that contains a collection of memory addresses, each associated with a specific interrupt type or event. These memory addresses point to the corresponding interrupt service routine (ISR) that should be executed when the associated interrupt occurs. The IVT is typically located in a reserved area of memory and is usually initialized during system boot-up.

The service Routine, also known as the interrupt Service Routine (ISR) or interrupt handler, is a piece of code that is executed in response to a specific interrupt event. When an interrupt occurs, the CPU interrupts the normal execution of the currently running program and transfers control to the ISR pointed to by the corresponding entry in the IVT. The ISR then executes the necessary actions to handle the interrupt, such as

2

saving the state of the interrupted program, servicing the interrupt request, and restoring the original program state before resuming its execution.

The works of the IVT and Service Routine are as follows

① IVT: The IVT is responsible for maintaining a table of memory addresses that point to the appropriate ISRs for different types of interrupts. It serves as a lookup table that allows the CPU to quickly locate the appropriate ISR to handle an interrupt event.

② Service Routine: The Service Routine (ISR) is responsible for actually handling the interrupt event. Its main tasks include saving the state of the interrupted program, servicing the interrupt request, and restoring the original program state before returning control to the interrupted program. The specific work of the ISR depends on the type of interrupt being handled, such as handling I/O events, timer events or hardware faults.

In summary, the IVT and Service Routine work together to manage and handle interrupts in a computer system. The IVT provides a lookup table of memory addresses that pointed to the appropriate ISRs for different interrupts, while the Service Routine is the code that actually executes the necessary actions to handle the interrupt event.

(7)

Ans to the Qus NO: 02 (e)

Ans: The term "control word" typically refers to a binary value or bit pattern that is used to control the behavior of a device or system. The interpretation and meaning of a control word would depend on the specific context in which it is used.

Based on the binary value "11010110" that you provided, here is a possible interpretation of its control word based on the individual bits:

Bit 7 (leftmost): 1

Bit 6 : 1

Bit 5 : 0

Bit 4 : 1

Bit 3 : 0

Bit 2 : 1

Bit 1 : 1

Bit 0 (rightmost) : 0

again, without knowing the specific context or system where this control word is used, it is not possible to provide a definitive interpretation. However, here is an example of a possible interpretation.

10

Ans to the Qus No 03(c)

Answer: As an AI language model, I do not have real-time access to specific memory addresses as they are system-dependent and can change dynamically during runtime. Memory addresses are managed by the operating system and hardware of the computer or device in use. However, in general, CS 150 and IP 150 are not memory addresses, but rather course codes that could refer to computer systems, data and instructions are stored in memory using memory addresses, which are typically represented as hexadecimal numbers. The specific memory addresses where data or instructions are stored would depend on various factors such as the system architecture, operating system, and memory management techniques used. The exact memory addresses for storing CS 150 and IP 150, if they are used as data or instructions, would depend on how they are utilized within a specific computer system or program.