

NAME: FARDOUSE LOMAT JAHAN RUMPA

ID: 2219170041

Dept: CSE (E)

Batch: 17th

Course code: CSE 313

course Title: Computer Architecture

Ans to the Qus NO: 01 (a)

Ans: IBM z EC12 I/O Channel Subsystem structure

The z enterprise EC12 is IBM's latest Mainframe Computer offering (All the time of this writing). This system is based on the use of the ZEC12 processor chip, which is a 5.5-GHz Multicore chip with six cores. The ZEC12 architecture can have maximum of 101 processor chip with 6 cores.

I/O channel structure:





Figure: IBM z EC12 I/O Channel Subsystem structure

Ans to the Qus NO: 01(b)

Ans: I/O Device completes an I/O operations sequence of Hardware:

The Occurrence of an interrupt triggers a number of events, both, in the processor, hardware and in software. Figure 7.6 shows a typical sequence. When an I/O device completes an I/O operation, the following sequence of Hardware events occurs.

- 1. The Device issues an interrupt signal to the processor.
- 2. The processor finishes execution of the current instruction before responding to the interrupt, as indicated in 1.



1) The processor now needs to transfer its control to the interrupt routine. To begin it needs to save information needed to resume the current program at the point of interrupt. The minimum information required is (a) the state of the processor which is contained in a register called the program status word (PSW) and (b) the location of the next instruction to be executed which is contained in the program counter. This can be pushed on to the system control stack.

2) The processor now loads the program counter with the entry location of the interrupt handling program that will respond to this interrupt. Depending on the computer architecture and operating system design, there may be a single program or program for each type of interrupt or one program for each device and each type of interrupt. If there is more than one interrupt handling routine, the processor must determine which one to invoke. The information may have been included in the original interrupt signal. The processor may have to issue a request to the device that issued the interrupt to get a response that contains the needed information.

3) At this point, the program counter and (PSW) relating to the interrupted program have been saved on the system stack. However, there is other information that is considered part of the "state" of the executing program. In particular, the contents of the processor registers need to be saved, because these values plus any other state information, need to be saved. Typically the interrupt handler.

4) The interrupt handler next processes the interrupt. This includes an examination of state information.

Relating to the I/O operation or other event that causes an interrupt. It may also involve sending additional commands or acknowledgment to the I/O device.


☐ When interrupt processing is completed the save request register value are retrieved from the stack and restored to the register.

☐ The final act is to restore the (PSW) and program counter value from the stack. As result, the next instruction to be executed will be from the previously interrupted program. Note that it is important to save all the state information about the interrupted program for later resumption. This is because the interrupt is not a routine called from the program. Rather the interrupt can occur at any time and therefore for at any point in the execution of a user program. It's occurrence is unpredictable.


Indeed, as we will see in the next chapter the two programs may not have anything in common and may belong to two different users.

Ans to the Qus NO: 01 (c)


Ans: Three techniques for input of a block diagrams:



Ⓜ Next instruction.
Ⓜ program I/O.



(b) Interrupt-Driven I/O



© Direct memory Access

Three techniques for input of block data:

I/O instruction: processor views I/O operation in similar manner as memory operations. Each device is given a unique identifier or address. processor issues commands containing device address - I/O module must check address line to see if the command is for itself.

⇒ I/O mapping: → memory-mapped I/O
→ isolated-I/O

⇒ Interrupted - Driven I/O:

→ Over Comes the processor having to wait long periods of time for I/O Modules.

→ The processor does not have to repeatedly check the I/O module status.

⇒ Direct Memory Access:

- Drawback of programmed and interrupt-driven I/O.
- I/O transfer rate limited to speed that processor can test and service devices.
- Processor tied up managing I/O transfer.

⇒ DMA Function:

- DMA Module on system has used to mimic the processor.
- DMA Module only used system bus when processor does not need it.
- DMA Module may temporarily force processor to suspend operation - cycle stealing.

Ans to the QUSNO:02(A)


Ans: Cache memory:

Cache memory is a small-sized type of volatile computer memory that provides high speed data access to a processor. and stores frequently used computer programs, applications and data.

A temporary storage of memory, cache makes data retrieving easier and more efficient. It is the fastest memory in a computer, and it is typically integrated onto the motherboard and directly integrated embedded in the processor or main random access memory (RAM)

main memory:

Main memory is the primary, internal workplace in the computer, commonly known as RAM (random access memory) specifications such as 4GB, 8GB, 12GB and 16GB almost always refer to the capacity of RAM. In contrast, disk or solid state storage capacities in a computer are typically 128GB or 256GB and higher. In a smartphone or tablet, solid state storage generally starts at 32GB or 64GB. The exception to these rules is the Chromebook, which may have only 16GB of solid state storage.



Ans to the Qus NO: 02 (b)

Ans: Logical Cache:


- It is also known as a virtual cache
- It stores data using virtual address.
- The processor accesses cache directly without going through MMU.
- Advantage: It is faster than physical cache. Because, the cache can respond before the MMU performs an address translation.

Physical cache:

The processor accesses the cache directly without going through the MMU. A physical cache stores data using main memory physical address. One obvious advantage of the logical cache is that cache access speed is faster than for a physical cache. Because the cache can respond before the MMU performs an address translation. The disadvantage has to do with the fact that most virtual memory systems supply cache application with the same virtual memory address space that is each application sees a virtual memory that starts at address 0. Thus the same virtual address in two different applications refers to two different physical addresses. The cache memory must therefore be completely flushed with cache application context.

Ans to the Qus NO: 03 (a)

Ans:



⇒ Central processing main Unit :

→ Control Unit →

- Clock Circuit
- Latch Circuit
- Reset Circuit.

→ Arithmetic & Logical Unit (ALU)

→ Memory unit →

- Register
- Cache memory.

Ans to the Qus No: 03(b)

Ans: x86 Addressing Mode indirect:

→ In Register indirect Addressing Mode, the Address of the memory location where the operand resides is held by a Register.

→ The registers Used for this purpose are SI, DI, and BX.

→ If these three registers are used, as pointers they must be Combined with DS in Order to generate the 20bit Physical Address.

Processor Register		
Ax	AH	AL
Bx	BH	BL
Cx	CH	CL
Dx	DH	DL
SI		
DI		
BP		
SP		
CS		
DS		
SS		
ES		

Memory	
Memory Address (in Hex)	Data
10000	AAH
10001	BBH
10002	CCH
10003	DDH
10004	DDH
10005	EEH
10006	FFH
10007	11H
10008	22H
10009	33H
1000A	44H