

Name - Md. Rakib Hasan.

ID - 2216080021.

Subject: Computer Architecture.


Code - CSE 313.

Answer to the Question No - 01 (a)

Answer: IBM<sub>z</sub> EC12 I/O channel subsystem: The z enterprise EC12 is IBM's latest Mainframe Computer Offering (At the time of this writing).

This system is based on the use of the z EC12 processor chip, which is a 5.5-GHz Multicore chip with six cores. The z EC12 architecture can have maximum of 101 processor chip with 6 cores.

Channel Structure :-



① (b) Answer: I/O Device Completes an I/O operation's sequence of Hardware:

The Occurrence of an interrupt triggers a number of events, Both in the ~~processor~~ Hardware and in Software. Figure 7.6 shows a typical sequence. When an I/O device completes an I/O operation, the following sequence of Hardware events occurs.

- ☞ → The Device issues an interrupt signal to the processor.
- ☞ → The processor finishes execution of the current instruction before responding to the interrupt, as indicated in fi.




FIGURE: 7.6 Simple interrupt processing.



☐ → The processor now needs to prepare to transfer to transfer control to the interrupt routine. To begin, it needs to save information needed to resume the current program at the point of interrupt. The minimum information required is (a) the status of the processor which contained in a register called the program status word (PSW) and (b) the location of the next instruction to be executed which is contained in the program counter. These can be pushed on to the system control stack.

☐ → The processor now loads the program counter with the entry location of the interrupt-handling program that will respond to this interrupt. Depending on the computer architecture and operating system design, there may be a single program or program for each type of interrupt; or one program for each device and each type of interrupt. If there is more than one interrupt-handling routine, the processor must determine which one to invoke. The information may have been included in the original interrupt signal, or the processor may have to issue a request to the device that issued the interrupt to get a response that contains the needed information.

☐ → At this point, the program counter and (PSW) relating to the interrupted program have been saved on the system stack. However, there is other information that is considered part of the "state" of the executing program. In particular, the contents of the processor registers need to be saved, because these registers may be used by interrupt handler. So all of these values plus any other state information, need to be saved. Typically, the interrupt handler



☐ → The interrupt handler next processes the interrupt. This includes an examination of status information relating to the I/O operation or other event that caused an interrupt. It may also involve sending additional commands or acknowledgment to the I/O device.

☐ → When interrupt processing is completed the save register value are retrieved from the stack and restore to the register.


☐ → The final act is to restore the (PSW) and program counter value from the stack. As result, the next instruction to be executed will be from the previously interrupted program.

Note that it is important to save all the state information about the interrupted program for later resumption. This is because the interrupt is not a routine called from the program. Rather the interrupt can occur at any time and there for at any point in program.

The execution of a user program. Its occurrence is unpredictable. Indeed, as we will see in the next chapter the two programs may not

have anything in common and may belong to two different users.

Ans: Three Techniques for input of Block Diagram Describe:



⇒ ⇒ Three Techniques for input of Block data.

# I/O-Instruction: processor views I/O operation in a similar manner as Memory operations. Each device is given a unique identifier or address. processor issue commands containing device address - I/O module must check address line to see if the command is for itself.



⇒ I/O mapping:  
→ Memory - mapped I/O  
→ Isolated I/O

⇒ Interrupted - Driven I/O

→ Overcomes the processor having to wait long periods of time for I/O Modules.

→ The processor does not have to repeatedly check the I/O module status.

⇒ Direct Memory Access

Drawback of programmed and interrupt - driven I/O.

→ I/O transfer rate limited to speed that processor can test and service devices.

→ Processor tied up managing I/O transfers.

⇒ ⇒ DMA Function:

→ DMA Module on system bus used to mimic the processor.

→ DMA Module Only used system-bus when processor does not need it.

→ DMA Module may temporarily force processor to suspend operation - cycle stealing.


Answer to the Question No-2

2/ (a) Answer: Cache Memory <sup>main memory</sup> Cache Memory is Designed to Combine.

the Memory Access time of Expensive, high-speed Memory Combined with the large Memory Size of less Expensive, lower-speed Memory.

The Concept is illustrated. There ~~are~~ is a relatively large & slow main Memory ~~to~~ together with a smaller, faster ~~at~~ Cache Memory.

The cache contains a copy of portions of main memory. When the ~~at~~ processor attempts to ~~to~~ read a word of memory check is made to determine if the word is in the cache. If so the word is delivered to the processor. If not a block of main memory, consisting of some fixed number of words, is read into the ~~cache~~ cache.



The cache is much faster and more expensive than the main memory. However, both of these computer memories are directly accessible by the processor.

⇒ ⇒ Basic of Comparison:

	Cache memory	Main memory.
Purpose	it is used to store frequently used Data.	it holds the Data that is currently being processed.
Access	Comparatively faster than memory.	It is also the faster Accessing memory.
Cost	More Expensive than main Memory.	Expensive Memory.
Size	Comparatively smaller than Main Memory.	Large than Cache memory.
Types	L1, L2, L3	SRAM And DRAM



② (b) Answer

## Logical And physical caches Describe!





Fig: Logical cache And physical cache.

⇒ ⇒ Logical cache:


- It is also known as a virtual cache.
- It is store data using virtual addresses.
- The processor access cache directly without going through MMU.
- Advantage: It is faster than physical cache, because the cache can respond before the MMU performs an address translation.

⇒ physical Caches: The processor Access the cache directly with out going through the MMU. A physical caches stores Data using main Memory physical Address. One obvious Advantage of the logical cache is that cache Access speed is faster then for a physical cache. Because the cache can Respons & before the MMU performs an Address translation. The Disadvantage is to do with the fact that most virtual Memory System supply caches Application with the same virtual Memory Address space. That is each Application sees a virtual memory that start At Address 0. Thus the same virtual Address in two Different Application refers to two Different physical Address. The Cache Memory must there for be Completely flushed with cache Application Context.



Answer to the Question NO - 3 (a)

③ (a) Ans: Central processing unit (CPU)



⇒ ⇒ central processing main unit :

- Control unit
  - ↳ clock circuit.
  - ↳ Latch "
  - ↳ Reset "
- Arithmetic & Logical unit (ALU)
- Memory unit
  - ↳ Register
  - ↳ cache memory.

3/6

Ans:

x86 Addressing Mode Indirect:

- In register indirect Addressing Mode, the Address of the Memory location where the Operand resides is held by a Register.
- The Register used for this purpose are SI, DI, and BX.
- If these three Register are used as pointer, they must be Combined with DS in Order to generate the 20bit Physical Address.

processor Register		
AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL
SI		
DI		
BP		
SP		
CS		
DS		
SS		
ES		

Memory	
Memory Address (in Hex)	Data
10000	AA H
10001	BB H
10002	CC H
10003	EE H
10004	DD H
10005	EE H
10006	FF H
10007	11 H
10008	22 H
10009	33 H
1000A	44 H