

Victoria University

**Final Exam Assessment** 

# Md Bakhtiar Chowdhury

**ID:** 2121210061

**Department:** CSE

Semester: Fall -2022

Batch: 21<sup>th</sup>

# **Course Title: Microprocessor**

Course Code: CSE 413

# Submitted To:

# Umme Khadiza Tithi

Lecturer, Department of Computer Science & Engineering

Victoria University of Bangladesh

Submission Date: 07 February, 2023

# ID- 2121210061, Name: Md Bakhtiar Chowdhury, Program: BSc in CSE (R) <u>Course Code: CSE 413, Course Title: Microprocessor</u> Answer to the question no 1(a)

# # a) Write down Block Diagram of a basic Microcomputer and features Of Microprocessor ?

Block Diagram of a basic Microcomputer:



A microprocessor consists of an ALU, control unit and register array. Where ALU performs arithmetic and logical operations on the data received from an input device or memory. Control unit controls the instructions and flow of data within the computer. And, register array consists of registers identified by letters like B, C, D, E, H, L, and accumulator.

**Features of Microprocessor:** Microprocessor is used in a variety of applications due to their unique features such as size, weight, cost, high computing power, and low power consumption, etc., Microprocessor fitted systems are used.

- to monitor and control operations of Industrial devices by measuring key parameters like temperature, pressure, speed.
- in instruments to raise an alert or warning on extreme conditions.

- to automate office work/business processes and improve white collar productivity.
- in simplifying publishing activity.
- to speed up the information exchange through Telephone and Satellite network.
- in rolling out innovations in entertainment, games and Photography.
- to make everybody and everything stay connected with each other.
- Low Cost Due to integrated circuit technology microprocessors are available at very low cost. It will reduce the cost of a computer system.
- **High Speed** Due to the technology involved in it, the microprocessor can work at very high speed. It can execute millions of instructions per second.
- Small Size A microprocessor is fabricated in a very less footprint due to very large scale and ultra large scale integration technology. Because of this, the size of the computer system is reduced.
- Versatile The same chip can be used for several applications, therefore, microprocessors are versatile.
- Low Power Consumption Microprocessors are using metal oxide semiconductor technology, which consumes less power.
- Less Heat Generation Microprocessors uses semiconductor technology which will not emit much heat as compared to vacuum tube devices.
- Reliable Since microprocessors use semiconductor technology, therefore, the failure rate is very less. Hence it is very reliable.
- Portable Due to the small size and low power consumption microprocessors are portable.

#### ID- 2121210061, Name: Md Bakhtiar Chowdhury, Program: BSc in CSE (R)

#### Course Code: CSE 413, Course Title: Microprocessor

Answer to the question no 1(b)

# b) Draw 8085 pin configuration ?



The pins of a 8085 microprocessor can be classified into seven groups -

#### Address bus

A15-A8, it carries the most significant 8-bits of memory/IO address.

#### Data bus

AD7-AD0, it carries the least significant 8-bit address and data bus.

#### Control and status signals

These signals are used to identify the nature of operation. There are 3 control signal and

3 status signals.

Three control signals are RD, WR & ALE.

- **RD** This signal indicates that the selected IO or memory device is to be read and is ready for accepting data available on the data bus.
- WR This signal indicates that the data on the data bus is to be written into a selected memory or IO location.
- ALE It is a positive going pulse generated when a new operation is started by the microprocessor. When the pulse goes high, it indicates address. When the pulse goes down it indicates data.

Three status signals are IO/M, S0 & S1.

#### 10/M

This signal is used to differentiate between IO and Memory operations, i.e. when it is high indicates IO operation and when it is low then it indicates memory operation.

#### S1 & S0

These signals are used to identify the type of current operation.

#### Power supply

There are 2 power supply signals – VCC & VSS. VCC indicates +5v power supply and VSS indicates ground signal.

#### **Clock signals**

There are 3 clock signals, i.e. X1, X2, CLK OUT.

- X1, X2 A crystal (RC, LC N/W) is connected at these two pins and is used to set frequency of the internal clock generator. This frequency is internally divided by 2.
- **CLK OUT -** This signal is used as the system clock for devices connected with the microprocessor.

# ID- 2121210061, Name: Md Bakhtiar Chowdhury, Program: BSc in CSE (R) <u>Course Code: CSE 413, Course Title: Microprocessor</u> Answer to the question no 1(c)

#### # c) Define classification of Microprocessor?

#### Answer:

A microprocessor can be classified into three categories -



#### **RISC Processor**

RISC stands for **Reduced Instruction Set Computer**. It is designed to reduce the execution time by simplifying the instruction set of the computer. Using RISC processors, each instruction requires only one clock cycle to execute results in uniform execution time. This reduces the efficiency as there are more lines of code, hence more RAM is needed to store the instructions. The compiler also has to work more to convert high-level language instructions into machine code.

#### Architecture of RISC

RISC microprocessor architecture uses highly-optimized set of instructions. It is used in portable devices like Apple iPod due to its power efficiency.



#### **CISC Processor**

CISC stands for **Complex Instruction Set Computer**. It is designed to minimize the number of instructions per program, ignoring the number of cycles per instruction. The emphasis is on building complex instructions directly into the hardware.

The compiler has to do very little work to translate a high-level language into assembly level language/machine code because the length of the code is relatively short, so very little RAM is required to store the instructions.

Some of the CISC Processors are -

- IBM 370/168
- VAX 11/780
- Intel 80486

#### Architecture of CISC

Its architecture is designed to decrease the memory cost because more storage is needed in larger programs resulting in higher memory cost. To resolve this, the number of instructions per program can be reduced by embedding the number of operations in a single instruction.



#### **Special Processors**

These are the processors which are designed for some special purposes. Few of the special processors are briefly discussed –

#### Coprocessor

A coprocessor is a specially designed microprocessor, which can handle its particular function many times faster than the ordinary microprocessor.

For example - Math Coprocessor.

Some Intel math-coprocessors are -

• 8087-used with 8086

## ID- 2121210061, Name: Md Bakhtiar Chowdhury, Program: BSc in CSE (R)

Course Code: CSE 413, Course Title: Microprocessor

- 80287-used with 80286
- 80387-used with 80386

#### Input/Output Processor

It is a specially designed microprocessor having a local memory of its own, which is used to control I/O devices with minimum CPU involvement.

#### For example -

- DMA (direct Memory Access) controller
- Keyboard/mouse controller
- Graphic display controller
- SCSI port controller

#### Answer to the question no 2(a)

#### # a) How DMA operations are Performed?

#### Answer:

**DMA** stands for Direct Memory Access. It is designed by Intel to transfer data at the fastest rate. It allows the device to transfer the data directly to/from memory without any interference of the CPU.

Using a DMA controller, the device requests the CPU to hold its data, address and control bus, so the device is free to transfer data directly to/from the memory. The DMA data transfer is initiated only after receiving HLDA signal from the CPU.

#### Following is the sequence of operations performed by a DMA-

- Initially, when any device has to send data between the device and the memory, the device has to send DMA request (DRQ) to DMA controller.
- The DMA controller sends Hold request (HRQ) to the CPU and waits for the CPU to assert the HLDA.

- Then the microprocessor tri-states all the data bus, address bus, and control bus.
  The CPU leaves the control over bus and acknowledges the HOLD request thro ugh HLDA signal.
- Now the CPU is in HOLD state and the DMA controller has to manage the operations over buses between the CPU, memory, and I/O devices.

## Answer to the question no 2(b)

#### # b) Define 8257 pin Description and Architecture?

Answer: The following image shows the pin diagram of a 8257 DMA controller -----



#### DRQ<sub>0</sub>-DRQ3

These are the four individual channel DMA request inputs, which are used by the peripheral devices for using DMA services. When the fixed priority mode is selected, then  $DRQ_0$  has the highest priority and  $DRQ_3$  has the lowest priority among them.

#### DACK<sub>o</sub> - DACK<sub>3</sub>

These are the active-low DMA acknowledge lines, which updates the requesting peripheral about the status of their request by the CPU. These lines can also act as strobe lines for the requesting devices.

#### **D**<sub>o</sub> - **D**<sub>7</sub>

These are bidirectional, data lines which are used to interface the system bus with the internal data bus of DMA controller. In the Slave mode, it carries command words to 8257 and status word from 8257. In the master mode, these lines are used to send higher byte of the generated address to the latch. This address is further latched using ADSTB signal.

#### IOR

It is an active-low bidirectional tri-state input line, which is used by the CPU to read internal registers of 8257 in the Slave mode. In the master mode, it is used to read data from the peripheral devices during a memory write cycle.

#### IOW

It is an active low bi-direction tri-state line, which is used to load the contents of the data bus to the 8-bit mode register or upper/lower byte of a 16-bit DMA address register or terminal count register. In the master mode, it is used to load the data to the peripheral devices during DMA memory read cycle.

#### CLK

It is a clock frequency signal which is required for the internal operation of 8257.

#### RESET

This signal is used to RESET the DMA controller by disabling all the DMA channels.

# **A**<sub>o</sub> - **A**<sub>3</sub>

These are the four least significant address lines. In the slave mode, they act as an input, which selects one of the registers to be read or written. In the master mode, they are the four least significant memory address output lines generated by 8257.

## CS

It is an active-low chip select line. In the Slave mode, it enables the read/write operations to/from 8257. In the master mode, it disables the read/write operations to/from 8257.

## **A**<sub>4</sub> - **A**<sub>7</sub>

These are the higher nibble of the lower byte address generated by DMA in the master mode.

#### READY

It is an active-high asynchronous input signal, which makes DMA ready by inserting wait states.

#### HRQ

This signal is used to receive the hold request signal from the output device. In the slave mode, it is connected with a DRQ input line 8257. In Master mode, it is connected with HOLD input of the CPU.

#### HLDA

It is the hold acknowledgement signal which indicates the DMA controller that the bus has been granted to the requesting peripheral by the CPU when it is set to 1.

#### MEMR

It is the low memory read signal, which is used to read the data from the addressed memory locations during DMA read cycles.

#### MEMW

It is the active-low three state signal which is used to write the data to the addressed memory location during DMA write operation.

#### ADST

This signal is used to convert the higher byte of the memory address generated by the DMA controller into the latches.

#### AEN

This signal is used to disable the address bus/data bus.

#### тс

It stands for 'Terminal Count', which indicates the present DMA cycle to the present peripheral devices.

#### MARK

The mark will be activated after each 128 cycles or integral multiples of it from the beginning. It indicates the current DMA cycle is the 128th cycle since the previous MARK output to the selected peripheral device.

#### $V_{cc}$

It is the power signal which is required for the operation of the circuit.





# ID- 2121210061, Name: Md Bakhtiar Chowdhury, Program: BSc in CSE (R) <u>Course Code: CSE 413, Course Title: Microprocessor</u> Answer to the question no 3(a)

# a) Describe Rotate, Shift, and Branch Instruction set of 8086?

#### Answer:

#### **Rotate Instructions**

#### The following instructions come under this category:

Instruction	Description
RCL	Rotate all bits of the operand left by specified number of bits through carry flag.
RCR	Rotate all bits of the operand right by specified number of bits through carry flag.
ROL	Rotate all bits of the operand left by specified number of bits.
ROR	Rotate all bits of the operand right by specified number of bits.

# **Shift Instructions**

The following instructions come under this category:

Instruction	Description
SAL or SHL	Shifts each bit of operand left by specified number of bits and put zero in LSB position.
SAR	Shift each bit of any operand right by specified number of bits. Copy old MSB into new MSB.
SHR	Shift each bit of operand right by specified number of bits and put zero in MSB position.

# **Branch Instructions**

It is also called program execution transfer instruction. Instructions of this group transfer program execution from the normal sequence of instructions to the specified destination or target. The following instructions come under this category:

Instruction	Description
JA or JNBE	Jump if above, not below, or equal i.e. when CF and ZF = 0
JAE/JNB/JNC	Jump if above, not below, equal or no carry i.e. when $CF = 0$
JB/JNAE/JC	Jump if below, not above, equal or carry i.e. when $CF = 0$
JBE/JNA	Jump if below, not above, or equal i.e. when CF and ZF = 1
JCXZ	Jump if CX register = 0
JE/JZ	Jump if zero or equal i.e. when $ZF = 1$
JG/JNLE	Jump if greater, not less or equal i.e. when $ZF = 0$ and $CF = OF$
JGE/JNL	Jump if greater, not less or equal i.e. when SF = OF
JL/JNGE	Jump if less, not greater than or equal i.e. when SF $\neq$ OF
JLE/JNG	Jump if less, equal or not greater i.e. when $ZF = 1$ and $SF \neq OF$
JMP	Causes the program execution to jump unconditionally to the memory address or label given in the instruction.
CALL	Calls a procedure whose address is given in the instruction and saves their return address to the stack.

ID-	- 2121210061, Name: Md Bakhtiar Chowdhury, Program:	BSc in CSE (R)
	Course Code: CSE 413, Course Title: Microprocessor	

RET	Returns program execution from a procedure (subroutine) to the next instruction or main program.
IRET	Returns program execution from an interrupt service procedure (subroutine) to the main program.
INT	Used to generate software interrupt at the desired point in a program.
INTO	Software interrupts to indicate overflow after arithmetic operation.
LOOP	Jump to defined label until $CX = 0$ .
LOOPZ/LOOPE	Decrement CX register and jump if CX $\neq$ 0 and ZF = 1.
LOOPNZ/LOOPNE	Decrement CX register and jump if CX $\neq$ 0 and ZF = 0.

Here, CF = Carry Flag ZF = Zero Flag OF = Overflow Flag SF = Sign Flag CX = Register

# Answer to the question no 3(b)

#### # b) What is Memory and I/0 interfacing?

#### Answer:

## **Memory Interfacing**

When we are executing any instruction, we need the microprocessor to access the memory for reading instruction codes and the data stored in the memory. For this, both the memory and the microprocessor requires some signals to read from and write to registers.

The interfacing process includes some key factors to match with the memory requirements and microprocessor signals. The interfacing circuit therefore should be designed in such a way that it matches the memory signal requirements with the signals of the microprocessor.

# **IO Interfacing**

There are various communication devices like the keyboard, mouse, printer, etc. So, we need to interface the keyboard and other devices with the microprocessor by using latches and buffers. This type of interfacing is known as I/O interfacing.

I/O (Input/Output) interfacing refers to the connection and communication between a microprocessor and peripheral devices, such as keyboards, mice, displays, and other input/output devices. The purpose of I/O interfacing is to provide the microprocessor with a way to receive input from and send output to these peripheral devices.

Both memory and I/O interfacing involve the use of hardware, such as memory and I/O controllers, and software, such as drivers, to manage the communication between the microprocessor and the peripheral devices. The specifics of memory and I/O interfacing can vary depending on the specific microprocessor architecture and the peripheral devices being used.



>>>>END<<<<<