

Victoria University  
of  
Bangladesh

Course title: Computer Architecture

Course code: CSE-313

program: BSc in CSE

Submitted by

Md Sarhanat Hossain Showon

Id: 2119170031




## Ans to the Q. NO. 1(a)

The zEe12 I/O Subsystem is similar to the one on z196 and includes a PCIe infrastructure. The I/O Subsystem is supported by both a PCIe bus and an I/O bus similar to that of z196. It includes the inlband double data rate (IB-DDR) infrastructure which replaces the self-timed interconnect that was in previous systems & systems. This infrastructure is designed through the I/O expansion network uses the inlband link layer (IB-2, Double Data Rate).



zEcl2 offers three I/O infrastructure elements for holding the I/O features  
 PCIe I/O drawers from PCIe features  
 and I/O drawers and I/O cages for non PCIe features.

### Channel Structure



IBM zEcl2 I/O



## Ans To The Q. NO. 2(b)

When an I/O device completes an I/O operation the following sequence of hardware events occurs

# The device issues an interrupt signal to the processor

# The processor finishes the execution of the current instruction before responding to the interrupt.

# The processor tests for an interrupt and sends an acknowledgment signal to the device that issued the interrupt.



# The processor now needs to save information needed to resume the current program at the point of an interrupt. The minimum information saved to be is the status to the processor and location of the status of the processor and location of the next instruction to be executed.

# The processor now loads the program counter with the entry location of interrupt handling program.




# The interrupt handler next processes the interrupt


# After interrupt processing, saved register values are retrieved from stack and restored and next instruction will be executed.



## Hardware



## Software





## Ans to the Q.NO. 1(c)

Three techniques for Input of a Block diagram

programmed I/O : In this method, the CPU stays in a program loop until the I/O unit indicates that is ready for data transfer. It is a time consuming process for the CPU. The programmed I/O method is particularly useful in small low speed computers. The CPU sends the read command to the I/O device and waits in the program loop until it receive a response from the I/O device.



Interrupt I/O: The problem with programmed I/O is that the CPU has to wait for the ready signal from the I/O device. So alternative to this is interrupt I/O. In this method, the CPU issues a read command to the I/O device about the status. When the I/O device is ready it sends an interrupt signal to the processor.




Direct Access Memory: Letting the DMA controller (DMAC) is to manage the memory buses directly. It would improve the speed of data transfer.

A chip says a DMA controller (DMAC) manages this process. The CPU is idle and it has no control over the memory buses. A DMA controller takes over the buses to manage the transfer directly between the I/O device and memory.



Issue Read  
→ CPU I/O



(a) programmed I/O

Issue Read → CPU → I/O

Command to I/O module → Do something else

Read Status of I/O module ← Interrupt  
module I/O → CPU

Check Status → Error Condition

Read word from I/O Module I/O → CPU

write word into memory CPU → memory

Done  
no  
yes  
↓  
next instruction

(b) Interrupt I/O



Issues Read CPU → DMA

block command → Do Somethings  
To I/O module else

Read Status

DMA ← Interrupt

module DMA → CPU



Next Instruction

(c) Direct memory access



## Ans to the Q. NO. 2(a)

In computing, a cache is a high-speed data storage layer which stores a subset of data, typically transient in nature so that future requests for that data are served up faster than is possible by accessing the data's primary storage location. Caching allows you to efficiently reuse previously retrieved or computed data.

The data in a cache is generally stored in fast access hardware such as RAM (Random-access memory) and may



also be used in correlation with a software component. A cache's primary purpose is to increase data retrieval performance by reducing the need to access the underlying slower storage layer.

Main memory is the primary, internal workspace in the computer, commonly known as RAM (Random access memory). Specifications such as 4GB, 8GB, 12GB and 16GB almost always refer to the capacity of RAM.



In contrast, disk or Solid State Storage Capacities in a computer are typically 128 GB or 256 GB and higher. In a Smart phone or tablet, Solid State Storage generally starts at 32 GB or 64 GB,

The exception to these rules is the Chromebook, which may have only 16 GB of Solid State Storage (see Chromebook)

See memory and Storage.



## Ans to The Q. NO. 2(b)

A logical address is generated by CPU while a program is running. Since a logical address does not physically exist it is also known as a virtual address. This address is used as a reference by the CPU to access the actual physical memory location.

There is a hardware device called memory management unit is used for mapping logical address to its



Corresponding physical address. A physical address identifies the physical location of a specific data element in memory. The user never directly deals with the physical address but can determine the physical address.

The user program generates the logical address and believes that the program is running in this logical address space but the program needs physical memory for its execution, therefore the logical address must be mapped




to the physical address by The MMU before the addresses are used from all physical address corresponding to the logical addresses in a logical address space.



## Ans to The Q. NO-3(a)

### Computer System



Central processing units:-

Control unit: ALU, CU, Memory unit

Memory unit :- RAM, HDD, CD



## Ans to the Q. NO-3(b)

### Indirect addressing FOR x86

In register indirect addressing mode, the address of the memory location where the operand resides is held by a register.

The registers used for the purpose are SI, DI and BX. If these three registers are used as pointers they must be combined with DS in order to generate the 20 bit physical address.

processor register		
AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL
SI		
DI		
BP		
SP		
CS		
DS		
SS		
ES		

Memory	
memory Address	Data
10000	AAH
10001	BBH
10002	CCH
10003	EEH
10004	DDH
10005	EEH
10006	FFH
10007	77H
10008	22H
10009	33H
10004	44H