

Name : M. N. KHAN

ID : 2216080041

Subject : Computer Architecture .


code : CSE 313 .

Ans: fo: the: Si No: 01 (a)

Ans: IBM<sub>z</sub> EC12 I/O channel subsystem :- The enterprise

EC12 is IBM's latest mainframe computer offering (at the time of this writing). This system is based on the use of the z EC12 processor chip, which is a 5.5 GHz multicore chip with six cores. The z EC12 architecture can have maximum of 101 processor chip with 6 cores.

Channel structure :-  $\leq 15$  Partition per channel subsystem.



Ans: IBM z EC12 I/O channel sub system structure.  $\leq 1024$  Partition per system.



Ans: to the Q. NO: 01 (b)

Ans: I/O device completes an I/O operation's Sequence of Hardware:

The occurrence of an interrupt triggers a number of events, Both in the processor, hardware and in software. Figure 7.6 Shows a typical sequence. When an I/O device completes an I/O operation, the following sequence of hardware events occurs.

- \* → The device issues an interrupt signal to the processor.
- \*\* → The processor finishes execution of the current instruction before responding to the interrupt, as indicated in. (Software)




Figure: 7.6 Simple interrupt processing.



\* → The processor now needs to prepare to transfer to transfer control to the interrupt routine. To begin, it needs to save information needed to resume the current program at the point of interrupt. The minimum information required is (a) the status of the processor which contained in a register called the program status word (PSW) and (b) the location of the next instruction to be executed which is contained in the program counter. These can be pushed on to the system control stack.

\* → The processor now loads the program counter with the entry location of the interrupt-handling program that will respond to this interrupt. Depending on the computer architecture and operating system design. There may be a signal program on program for each type of interrupt; or on one program for each device and each type of interrupt. If there is more than one interrupt handling routine. The processor must determine which one to invoke. The information may have been included in the original interrupt signal or the processor may have to issue a request to the device that issued the interrupt to get a response that contains the needed information.

At this point, the program counter and (PSW) relating to the interrupted program have been saved on the system stack. However, there is other information that is considered part of the "state" of the executing program. In particular, the contents of the processor registers need to be saved, because these registers may be used by interrupt handler. So all of these values plus any other state information, need to be saved. Typically, the interrupt handler.



\* The interrupt handler next processes the interrupt. This includes an examination of status information relating to the I/O operation or other event that caused an interrupt. It may also involve sending additional commands or acknowledgement to the I/O device.

\* When interrupt processing is completed the saved register values are retrieved from the stack and restored to the registers.


\* The final act is to restore (PSW) and program counter value from the stack. As a result, the next instruction to be executed will be from the previously interrupted program.

\* Note that it is important to save all the state information about the interrupted program for later resumption. This is because that interrupt is not a routine called from the program. Its occurrence is unpredictable.

Indeed as will see in the next chapter that two programs not only may have anything in common & may belong to two different users.



Ans: Describing three techniques for input of a Block diagram:



→ Three techniques for input of Block data.

① I/O - Instruction: Processor views I/O operation in a similar manner as memory operation each device is given a unique identifier or address. Processor issue commands containing device address - I/O module must check address line to see if the command is for itself.

## → I/O mapping

- memory - mapped I/O
- Isolated I/O.

## → Interrupt - Driven I/O

- Over comes the processors having to wait long periods of time for I/O models.
- The processor does not have to repeatedly check the I/O Model status.

## \* Direct Memory Access: Drawbacks of programmed and Interrupt - Driven I/O.

- I/O transfer rate limited to speed that processor can test and service devices.
- Processor tied up managing I/O transfer.


## \*\* DMA Function:

- DMA module on system bus used to mimic the Processor.
- DMA module may temporarily free processor to suspend operation cycle stealing.
- DMA module only used system bus when processor doesn't need it.



Ans: to: the: q: No: 02. (a)

Ans: Describing the cache memory & main memory: Cache memory is designed to combine the memory access of expensive, high-speed memory combined with the large memory size of but expensive, lower-speed memory. The concept is illustrated. There is a relatively large & slow main memory together with a smaller, faster, cache memory. The cache contains a copy of portions of main memory. When the processor attempts to read a word of memory check is made to determine if the word is in the cache. If so the word is delivered to the processor. If not a block of main memory, consisting of some fixed number of word is read into the cache.



The cache is much faster and more expensive than the main memory. However, both of these computer memories are directly accessible by the processor.



## Basic of Comparison:

	Cache memory	Main Memory
Purpose	It is used to store frequently used data.	It holds the data that is currently being processed.
Access	Comparatively faster than memory.	It is also the faster accessing memory.
Cost	More expensive than main memory.	Expensive memory.
Size	Comparatively smaller than main memory.	Large than cache memory.
Types	L1, L2, L3	SRAM & DRAM



Ans: the: Q: No. 02: (b)

Ans: logical and physical caches describing:



(b) Physical Cache

Fig: logical cache & physical cache:

- logical cache:
- It is also known as a virtually cache.
  - It is store data using virtual addresses.
  - The processor access caches directly without going through MMU.
  - Advantage: It is faster than physical cache, because the cache can respond before the MMU perform an address translation.




Physical cache: The processors access the cache directly without going through the MMU. A physical cache stores data using main memory physical address. One obvious advantage of the logical cache is that cache access speed is faster than for a physical cache. Because the cache can respond before the MMU performs an address translation. The disadvantage is to do with the fact that most virtual memory systems supply caches application with the same virtual memory address space. That is each application sees a virtual memory that starts at address 0. Thus the same virtual address in two different applications refers to two different physical addresses. The cache memory must therefore be completely flushed with each application context.



Ans: to the Q: No: 03 (a)

Ans: Central Processing Unit (CPU)



→ Central Processing main Unit:

→ Control Unit → clock circuit  
→ latch circuit  
→ Reset circuit

→ Arithmetic & logical Unit (ALU)

→ Memory Unit → Register  
→ cache memory



Ans: to the Q: No: 03 (b)

Ans: → In 86 Addressing indirect defining:

→ In register indirect addressing Mode, the address of the memory location where the operand resides is held by a Register.

→ The registers used for this purpose are SI, DI, & BX.

→ If these three registers are used as pointers, they must be combined with sign Order to generate the 20 bit physical address.

Physical address,

Processor Registers		
AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL
SI		
DI		
BP		
SP		
CS		
DS		
SS		
ES		

Memory	
memory Address (in Hex)	Data
10000	AAH
10001	BBH
10002	CC H
10003	EFH
10004	DD H
10005	EE H
10006	FF H
10007	11 H
10008	22 H
10009	33 H
1000A	44 H