

Victoria University
of Bangladesh

Dept. of CSE

Program:- BSc in CSIT

Semesters:- Fall 2022

Course title:- Computer Architecture

Course code:- CSE 313

Name- Nusrat Jahan Tamshur

ID:- 2520200011

Batch:- 20


Mid Assessment

①

Ans to the Q no (1) - (a)

Here is a diagram of,

Possible Organization of an Embedded System:-



(2)

☐ Sensors:- It measures the physical quantity and converts it to an electrical signal which can be read by an observer, or by an A/D converter.

☐ A-D converter:- An analog-to-digital converter converts the analog signal sent by the sensors into a digital signal.

☐ Processor & ASICs:- Processors process the data to measure the output and store it to the memory.


☐ D-A converter:- A digital to analog converter which converts the digital data fed by the processor to analog data.

☐ Actuator:- An actuator compares the output given by the DA converter to the actual output stored in it and stores the approved output.

③

Ans to the Q no (1)(b)

□ A simple two pass assembler implementation:-



A two-pass assembler solves this dilemma by devoting one pass to exclusively resolve all

(4)

(data/label) forward references and the generated object code with no hassles in the next pass. If a data symbol depends on another and this another depends on yet another, the assembler resolved this recursively.

Ans to the Q no (1)-(c)

☐ Three-level cache organization:-

① L₁ cache:- Is the fastest memory that is present in a computer system. CPU is most likely to need the L₁ cache at first while completing a task. The size of the L₁ cache depends on the CPU, so you must check the CPU specs to determine the exact L₁ memory cache size.


② L₂ cache:- L₂ cache is slower and bigger in size than L₁ cache. Where L₁ cache measures in kilobytes, modern L₂ caches measure in mega-

⑤

bytes. When it comes to speed the L2 caches lag behind the L1 cache but still much faster than RAM.

③ L3 cache:- In the early days the L3 memory cache was actually found on the motherboard. This was a very long time ago, back when most CPUs were a single core processor. Now the L3 cache can be massive, with top-end consumer CPUs featuring L3 caches up to 32mb.


The L3 cache is the largest and slowest. Modern CPUs include the L3 cache on the CPU itself.



⑥

Ans to the Q no- 2(b)

Cache Read Operation:-



(7)

- START Receive address RA from CPU's block containing RA no access main memory for block containing RA in cache? Yes Fetch RA word Allocate cache and delivers line for main to CPU memory ~~block to CPU~~ block Load main Delivers RA word memory block to CPU into cache line DONE.

Ans to the Q no - 2(a)

☐ Memory address registers:-

The memory address register is used to handle the address transferred to the memory unit, and this can be handled either using a bus approach (which we have used in this architecture) or direct input declaration for the memory. In this case we will use a bus setting for the memory, therefore the MAR becomes

⑧

a simple register which sets its output to the value of the required address from the IR or PC when its control signal mem_load is high. The Memory Address Register (MAR) in a simple microprocessor needs enough bits for the address. For example, if the address requires 8 bits then the size of the register needs to be 8 bits wide.

The "MAR" therefore has clock and reset signals, and also the same interface to the internal processor bus (mem_bus) defined as a standard logic of direction in/out, however only the first 8 bits are used.

