


Name - Md. Rakib Hasan.

ID - 2216080021

Batch - 08 (CSE-EV)

Subject - Computer Architecture

Code - CSE 313



Answer to the Question - No - 01 - (a)

⇒ Ans: : (a) Describe possible Organization of Embedded System:

As its name suggests, Embedded means Somethings that is Attached to Another thing. An Embedded System Can be thought Of as Computer Hardware System having Software Embedded init. An Embedded System Can be an independent Independent System or it can be a part Of a Large System. An Embedded System is a Micro controller, Of Microprocessor based System Which is designed to perform a Specific task. for Example, a fire Alarm is an Embedded System. it will Sense Only Smoke.

⇒ ⇒ An Embedded System has three Components —

⇒ 1: It has Hardware.

⇒ 2: It has application Software.


⇒ 3: It has Realtime Operating System. (RTOS), that

Application Software can provide mechanism to let the processor run a process as per Scheduling by following a plan to Control the latencies.

10

Basic Structure of an Embedded System :

The following illustration shows the Basic Structure of an Embedded System -



⇒ Sensor: It measures the physical Quantity and Converts it to an Electrical Signal which can be ready by an Observer or by any Electronic

Instrument like an A-D Converter. A Sensor Stores the Measured Quantity to the Memory.

⇒ A-D Converter: An analogy-to-Digital Converter Converts the Analogy Signal send by the Sensor into a Digital signal.

⇒ processor ASIC: The processor processes the Data to measure the Output And Stores it to the memory.

⇒ D-A Converter: A Digital-to-Analog Converter Converts the Digital Data fed by the processor to Analog Data.

⇒ Actuator: An Actuator Compares the Output given by the D-A Converter to the Actual (Expected) output stored in it And stores the Approved Output.

Answer to the Question No - 1 - (b)

⑥ Answers Drawing the pass one and two in a two-pass Assembler


pass I of the Assembler

Data Structure used in pass I

- ① OPIA
- ② SYMTAB
- ③ LITTAB
- ④ POOLTAB.

Algorithm - Intermediate Code - Declaration And Assembly

Directive - processing
⇒ ⇒ pass II of the Assembler



⑥ Introduction

- Convert mnemonic Operation Codes to their machine Language Equivalents.
- Convert Symbolic Operands to their Equivalent machine Address.
- Build the machine Instruction in the proper format.
- Convert the Data Constant to internal machine representation.
- Write the Object program and the assembly listing.

⇒ Two pass Assembler Diagram




Fig: Two pass Assembler.

⇒ Pass 1:

- ① separate the symbol, Mnemonic Op Code, And Operand fields.
- ② Build the Symbal table.
- ③ perform LC processing.
- ④ Construct Intermediate Representation.

⇒ Pass-2, synthesize the Target program.

Advanced Assembler Directives

→ ORIGIN.


→ EQU.

Answer to the Question - No - 1 - C

② Ans: Three Level Cache Organization:


Cache is Random Access Memory used by the CPU to reduce the Average time taken to Access Memory.

□ Cache Case 1: System Design without Cache Memory:




Here the CPU Directly Communicates with the main Memory and No Caches are involved. In this case, the CPU needs to Access the main Memory 10 times to Access the Desired Information.

□ Case 2: System Design with Cache Memory:



Hence the CPU at first checks whether the desired data is present in the Cache Memory or not i.e. whether there is a "hit" in cache or "Miss" in the Cache. Suppose there is 3 miss in Cache Memory. Then the main memory will be Accessed Only 3 times. We can see that here the miss penalty is reduced. Because the main Memory is accessed a lesser number of times than that in the previous case.

Case - 3: System Design With Multi Level Cache Memory:




→ Hence the case performance is optimized further by introducing Multi Level Cases. As shown in the above figure, we are considering 2 Level Cache Design. Suppose there is 3 miss in the L1 Cache ~~we are co.~~ 0 memory and Out of this 3 missed there is 2 miss in the L2 Cache memory then the main memory will be accessed only 2 times. It is clear that here the miss penalty is reduced considerably than that in the previous case thereby improving the performance of cache memory.

Answer to Question No - 2 - (a)

⇒ (a) Memory Access Register:

- * * This is an architecture that is led by instruction so that Operations Are performed on the Memory and the register. If the architecture has all the Operands in the register. Then it is called as Register plus memory architecture.
- * * One of the Operands of an Operation Can be in the Memory and the Other one in the register. This acts as a difference from Other architecture where both operands of Operation Should be either in the register or in the Memory.
- * * Example are IBM System/360 and Intel X86.



Q@

Q. - Explain what is meant by

** Registers are small in size and the number are also less in CPU. The size of a register is less than 64 bits. It's faster than the main memory and desk Memory. The word size depends on the size of General-purpose Registers.

⇒ Type and function Of Register Memory.

→ Memory Address Register:

→ Memory Buffer Register

→ Instruction

→ program Counter Register

→ Accumulator Register

→ Stack Controller

→ Flag Register

Answer to the Question - No - 2 - b

2 (b) Ans: Draw the Cache read Operation:




Figure : Cache Read Operation.