

Name : Abdullah Bin Noman Tabid

Student ID : 2120180031

Course Code : CSF-413

Course Title : Microprocessor


a Mid-term

(Exam)

1

Ans-to-Pr - Q-No-1(a)

Block Diagram



By-Block diagram of a Computer

Features of microprocessors:

① Architecture: Microprocessors are available in 8 bit, 16 bit, 32 bit, 64 bit architectures. The bit sizes can also be called bus width.

② Parallel Processing: The multicore chip that contains more than one processor in it, enables parallel processing of independent portions of a task.

③ Multi processing and Time Sharing: The time is divided into several equal slices and it is allotted to various processes in a round-robin fashion.

Categories of Microprocessors:

① Reduced Instruction Set Computer.

1) Complex Instruction Set Computer.

2) Special Purpose Processing.

Ans. to the Q No. 1 (c)

Bit manipulation instructions sets (BMP sets) are ~~intentional~~ extensions to the x86 instruction set architecture for microprocessors from Intel and AMD. The purpose of these instruction sets is to improve the speed of bit manipulation. All the instructions in these sets are non-SIMD and operate only on general-purpose registers.

There are two sets published by Intel:

BMP1 and BMP2, they were both

introduced with the Argon-R12 micro-
 architecture with BMI1 matching features
 offered by AMD's "ARM" instruction set
 and BMI2 extending them. Another two
 sets were published by AMD: ARM and
 PBM (Advanced Bit Manipulation), which is also
 a subset of SSE4.2 implemented by Intel
 as part of SSE4.2 and of BMI1, and
 PBM (Trailing Bit Manipulation), and ~~extend~~
~~extension~~ introduced with pipeline based
 processors as an extension to BMI1, but
 dropped again in Zen-based processors.

Ans to the Q No 1 (b)




Fig. Pin diagram of 8085

Ans to Q. No 2(a)

Initially, when any device has to send data between the device and the memory, the device has to send DMA request to DMA controller. The DMA controller sends Hold request to the CPU and waits for the CPU to assert the HLDA.

Ans-to-Que-0 No-2 (b)

Features of 8257

- a) It has four channels which can be used over four I/O devices.
- b) Each channel has 18-bit address and 14-bit counter.
- c) Each channel can transfer data up to 64KB.
- d) Each channel can be programmed independently.
- e) Each channel can perform read transfer, write transfer and verify transfer operations.
- f) It generates MARK signal to the peripheral device that 128 bytes

have been transferred.

i) It requires a single phase clock.

ii) Its frequency ranges from 200kHz to 3MHz .

i) It operates in 2 modes, Master mode and slave mode.

These are the main features of 8257 pin description.

It these things are very important for any 8257 pin description.




Fig. Pin diagram of 8257.