

Victoria University of Bangladesh  
Department Computer Science & Engineering

Name: Ashit Kumar

Student ID: 2221220011

Programs: B.Sc in CSE


Semesters: Fall-2022

Batch: 22nd (Evening)

Course code: CSE-413

Course Title: Microprocessors & Interfacing

Mid-termm Assessment

Ans to the ques No - 1 (a)Block Diagram :

Ans. Block diagram of a computer

## Feature of microprocessor:

① Architecture: Microprocessors are available in 8 bit, 16 bit, 32 bit, 64 bit architectures. The bit sizes can also be called bus width.

② parallel processing: The multicore chip that contains more than one processor in it, enables parallel processing at independent portions of a task.

③ Multi processing and time sharing: The time is divided into several equal slices and it is allotted to various processing in a round robin fashion.

## Categories of micro processing:

- ① Reduced Instruction set Computer
- ② Complex Instruction set Computer
- ③ Special purpose processors.

Ans to the ques no 1 (B)

(c)

Bit manipulation instructions sets (BMI sets) are extensions to the x86 instruction set architecture for microprocessors from Intel and AMD. The purpose of these instruction sets is to improve the speed of bit manipulation. All the instructions in these sets are non-SIMD and operate only on general-purpose registers.

There are two sets published by Intel: BMI1 and BMI2. They were both introduced with the 6th well microarchitectures with BMI1 matching features offered by AMD's ABM instruction set and BMI2 extending them. Another two sets were published by AMD: ABM (Advanced Bit Manipulation) which is also a subset of SSE 4a implemented by Intel as part of SSE 4.2 and BMI1, and TBM (Trailing Bit Manipulation) an extension introduced with Piledriver based processors as an extension to BMI, but dropped again in later based processors).

Ans to the ques. No 1 (c)




Fig. Pin diagram of 8085

### Ans to the ques No-2 (a)

Initially when any device has to send data between the device and the memory, the device has to send DMA request to DMA Controller. The DMA Controller asserts Hold request to the CPU and waits for the CPU to assert the HLDA.

### Ans to the ques no-2 (b)

#### Features of 8257:

- (a) It has four channels which can be used over four I/O devices.
- (b) Each channel has 16 bit address and 14 bit counter.
- (c) Each channel can transfer data upto 64 Kbit.
- (d) Each channel can be programmed independently.
- (e) Each channel can perform read transfer, write transfer and verify transfer operations.
- (f) It generates MARK signal to the peripheral device that 128 bytes have been transferred.
- (g) It requires a single phase clock.
- (h) Its frequency ranges from 200KHz to 3MHz.

① It operates in 2 modes, master mode and slave mode.

These are the main features of 8257 pin description. These things are very important for any 8257 pin description.




Fig. Pin diagram of 8257.