

NAME: FARDOUSE LOMAT JAHAN RUMPA

ID : 2210170041

Dept : CSE (E)

Batch : 17<sup>th</sup>


Course Code : CSE113

Course Title : Microprocessor and interfacing

Ans to the Ques No: 01(a)

Answer: Block Diagram of Basic Micro-computer.

Central Processing Unit



Block Diagram of Computer.

### Micro-processor:

Computer's central processing Unit (CPU) built on a Single Integrated Circuit (IC) is called microprocessor.

### Features of Micro-processor:

- Low cost: Due to integrated circuit technology microprocessors are available at very low cost. It will reduce the cost of computer system.
- High Speed: Due to the technology involved in it, the Microprocessor can work at very high speed. It can execute millions of instructions per second.
- Small Size: A microprocessor is fabricated in a

Very less footprint due to very large scale and ultra large scale integration technology. Because of this, the size of the computer size system is reduced.

→ Versatile: The same chip can be used for several applications, therefore, microprocessors are versatile.

→ Low power consumption:

Microprocessors are using metal Oxide semi-conductor technology, which consumes less power.

→ Less heat generation:

Micro-processors uses semi-conductor technology which will not emit much heat as compared to vacuum tube devices.

→ Reliable:

Since Microprocessors use semiconductor technology, therefore, the failure rate is very less. Hence it is very reliable.


→ Portable:

Due to the small size and low power consumption Micro-processors are portable.

Q3

Ans to the Ques No: 01 (b)

Ans:

8085 Architecture:

Q1

The architecture of the 8085 microprocessor mainly includes the timing & control unit, Arithmetic and logic Unit, de-coder, instruction register, interrupt controls, a register array, serial input / output control. The most important part of the microprocessor is the central processing Unit.  
Operations of the 8085 microprocessor:

The main operation of ALU is arithmetic as well as logical which includes addition, increment, subtraction, decrement, logical operations like AND, OR, EX-OR, Complement, evaluation, left shift or Right Shift.

Flag Registers:

The Flag register of microprocessor 8085 are classified into five types namely sign, zero, auxiliary carry, parity and carry. The positions of bit set aside for these types of flags. After the operation of an ALU, when the result of the most significant bit (D7) is one, then the sign flag will be arranged. When the operation of the ALU outcome is zero then the zero flags will be set. When the outcome is not zero then the zero flags will be reset.

Control and Timing Unit:

The control and timing unit co-ordinates with all the actions of the micro-processor by the clock and gives the control signals which are required for communication among the micro-processor as well as peripherals.

Decoder and instruction Register:

As an order is obtained from memory after that it is located in the instruction register, and encoded & decoded into different device cycles.

Register Array:

The general purpose programmable registers are

classified into several types apart from the accumulator such as B, C, D, E, H & L. These are utilized as 8-bit registers otherwise coupled to stock up the 16 bit of data. W & Z are used in the processor so it cannot be utilized with the developer.

### Special Purpose Registers:

These registers are classified into four types normally program counter, stack pointer, increment or decrement register, address buffer, or data buffer.

### Program Counter:

This is the first type of special-purpose register and considers that the instruction is being performed by the microprocessor.

### Stack Pointer in 8085:

The SP or stack pointer is a 16-bit register and functions similar to a stack, which is constantly increased or decreased with two throughout the push and pop process.

### increment or Decrement Register:

8-bit register contents can be increased or decreased 16-bit register useful for incrementing or decrementing program counters as well as stack pointer register.

### Address buffer & Address data buffers:

It stores the copied information from the memory for the execution. The memory & I/O chips are associated with these buses, then the CPU can replace the preferred data by I/O chips and the memory.

Ans to the Ques No: 01 (c)Ans: Bit manipulation instruction:

Bit manipulation instruction sets (BMI sets) are extensions to the x86 instruction set architecture for microprocessors from Intel and AMD. The purpose of these instruction sets is to improve the speed of bit manipulation. All the instructions in these sets are non-SIMD and operate only on general-purpose registers.

Bit Manipulation is the act of algorithmically manipulating bits or other pieces of data shorter than a word. Computer programming tasks that require bit manipulation include low-level device control, error detection and correction algorithms, data compression, encryption algorithms, and optimization. For most other tasks, modern programming languages allow the programmer to work directly with abstractions instead of bits that represent those abstractions. Source code that does bit manipulation makes use of the bitwise operations: AND, OR, XOR, NOT and possibly other operations analogous to the boolean operators; there are also bit shifts and operations to count ones and zeros, find high and low one or zero, set, reset and test bits, extract and insert fields, mask and zero fields, gather and scatter bits to and from the specified bit positions or fields. Integer arithmetic operators can also effect bit-operations in conjunction with the other operations.

Ans to the Qus No: 02 (a)

Ans: Initially when any device has to send data between the device and the memory, the device has to send DMA Request (DRQ) to DMA controller.

→ DMA controller sends hold request (HREQ) to the CPU and waits for the CPU to assert the HLDA.

→ Then the microprocessor tri-states all the data bus, address bus and control bus. The CPU leaves the control over bus and acknowledges the HOLD request through HIDA Signal.

→ Now the CPU is in HOLD state and the DMA controller has to manage the operations over buses between the CPU, Memory and I/O devices.

Ans to the Qus No: 02 (b)Ans: Features of 8257 :

→ It has four channels which can be used over four I/O devices.

→ Each channel has 16 bit address and 14-bit Counter.

→ Each channel can transfer data upto 64kb.

→ Each channel can be programmed independently.

→ Each channel can perform read-transfer, write-transfer and verify-transfer operations.


→ It generates MARK Signal to the peripheral device that 128 bytes have been transferred.

→ It requires a signal phase clock.

→ Its frequency ranges from 250Hz to 3MHz

→ It operates in 2 modes, Master mode is Slave Mode.

86



Pin Diagram of 8257

DRQ<sub>0</sub> - DRQ<sub>3</sub>:

These are the four individual channel DMA request inputs, which are used by the peripheral devices for using DMA services. When the fixed priority

Q2

mode is selected, then DRQ<sub>0</sub> has the highest priority and DRQ<sub>3</sub> has the lowest priority among them.

DACK<sub>0</sub> - DACK<sub>3</sub>:

These are the active low DMA acknowledge lines, which updates the requesting peripheral about the status of their request by the CPU. These lines can also act as strobe lines for the requesting devices.

Do-D<sub>7</sub>:

These are bidirectional data lines which are used to interface the system bus with the internal data bus of DMA controller. In the Slave mode, it carries command words to 8257 and status word from 8257. In the master mode, these lines are used to send higher byte of the generated address to the latch. This address is further latched using ADSTB signal.

IOR:

It is an active-low bidirectional tri-state input line, which is used by the CPU to read internal registers of 8257 in the Slave mode. In the Master mode, it is used to read data from the peripheral devices during a memory write cycle.

IOW:

It is an active low bi-directional tri-state line, which is used to load the contents of the data bus to the 8-bit mode registers or upper/lower byte of a 16-bit DMA address register or terminal count registers.

10

CLK: It is a clock frequency signal which is required for the internal operation of 8257.

RESET:

This signal is used to RESET the DMA controller by disabling all the DMA channels.

A<sub>0</sub>-A<sub>3</sub>:

These are the four least significant address lines. In the slave mode, they act as an input which selects one of the registers to be read or written. In the master mode, they are the four least significant memory address output lines generated by 8257.

CS:

It is an active-low chip Select line. In the slave mode, it enables the read/write operations to/from 8257. In the master mode, it disables the read/write operations to/from 8257.

A<sub>4</sub>-A<sub>7</sub>:

These are the higher nibble of the lower byte address generated by DMA in the master mode.

READY:

It is an active-high asynchronous input signal, which makes DMA ready by inserting wait states.

HRQ:

This Signal is used to receive the hold request signal from the output device. In the Slave mode, it is connected with a DREQ input line 8257. In Master mode, it is connected with HOLD input of the CPU.

### HLDA:

It is the hold acknowledgement Signal which indicates the DMA Controller that the bus has been granted to the requesting peripheral by the CPU when it is set to 1.

### MEIMR:

It is the low memory read Signal, which is used to read the data from the addressed memory locations during DMA read cycles.

### MEMW:

It is the active-low three state Signal which is used to write the data to the addressed memory location during DMA write operation.

### ADST :

This signal is used to convert the higher byte of the memory address generated by the DMA Controller into the latches.

### AEN:

This signal is used to disable the address bus/data bus.

### TC:

It stands for "Terminal Count" Which indicates the present DMA cycle to the present peripheral devices.

### MARK:

The mark will be activated after each 128 cycles or integral multiples of it from the beginning. It indicates the current DMA cycle is the 128th cycle since the previous MARK output to the selected peripheral device.

### Vcc:

It is the power Signal which is required for the operating of the circuit.