Victoria University
of
Bangladesh

Course title: Computer Architecture

Course code: CSE-313

program: BSc in CSE

Submitted by

Md Sarkhawat Hossain Shawon

Id: 2119170031

Ans To The Q. NO. 1(a)

Here is a diagram of possible organization of an Embedded System:



* Sensors: It measures the physical quantity and converts it to an electrical signal which can be read by an observer, or by an A2D converter

* A-D Converter: An analog-to digital converters the analog signal sent by the sensor into a digital signal

* processor & ASICS: processors process the data to measure the output and store it to the memory.

* D-A Converter: A digital to analog converter which converts the digital data fed by the processor to analog data.

* Actuator: An actuator compares the output given by the DA converter to the actual output stored in it and stored the approved output.

Ans to the Q. NO. 1(b)

A Simple two pass assembler Implementation



Mnemonic and opcode mappings and retrieved from here

Label and address mappings enter here

Label and address mappings are retrieved from here

A two-pass assembler Solves this Idea by devoting one pass to exclusively resolve all.

(data/label) Forward reference and the general object code with no hesslessin the next pass. If a data symbol depends on another and this another and this another depends on yet another the assembler resolved this recursively

Ans to the Q.NO. 1(c)

Three level cache organization

(1) L1 caches - is the fastest memory that is present in a computer system. CPU is most likely to need the L1 cache at First while completing a task the size of the L1 cache depends

② L_2 Cache :- L_2 Cache is slower and bigger in size than L_1 Cache where L_1 cache measure in kilobytes, modern L_2 Cahes measure in megabytes when it comes to speed the L_2 caches lags behind the L_1 cache but still much faster than RAM.

③ L_3 Cache : In the early days the L_3 memory cache was actually found on the motherboard. This was a very long time ago, back when most CPU-s were a single core processor. Now the L_3 Cache can be massive, with top-end consumer CPUs featuring L_3 caches up to 32 mb

The L3 cache is the largest and slowest Modern CPUs include the L3 cache on the CPU itself.



Ans to The Q.NO.2(a)

#Memory address register

The memory address register is used to handle the address transfered to the memory unit, and this can be handled either using a bus approach which we have used in this architecture or direct input declaration for the memory. In this case we will use a bus setting for the memory therefore The MAR becomes a simple register which sets its output to the value of the required address from the IR or PC when its control

Signal mar-load is high. The Memory Address Register (MAR) in a simple microprocessor needs enough bits for the address For example, if the address requires 8 bits then the size of the register needs to be 8 bits wide. The MAR therefore has clock and reset signals and also the bus interface to the internal processor bus (mar-bus) declared as a Standard logic of direction inout, however only the first 8 bits are used.

Ans to The Q.NO 2(b)

Cache Read operation:



Start Receive address RA From CPU is block containing RA ne access main memory FOR block containing RA in Cache yes Fetch RA word Allocate Cache and deliver line FOR main to CPU memory block Load main Deliver RA word memory block to CPU into Cache line DONE.