

Victoria University
of
Bangladesh

Course title: Computer Architecture

Course code: CSE-313

program: BSc in CSE


Submitted by

Md. Sarkerat Hossain Shawon

ID: 2119170031

Ans To The Q. NO. 1(a)

Here is a diagram of possible organization of an Embedded System:



- * Sensors: It measures the physical quantity and converts it to an electrical signal which can be read by an observer, or by an A_D converter.
- * A-D Converter: An analog-to-digital converter converts the analog signal sent by the sensor into a digital signal.
- * Processor & ASICs: Processors process the data to measure the output and store it to the memory.
- * D-A Converter: A digital to analog converter which converts the digital data fed by the processor to analog data.

* Actuator: An actuator compares the output given by the DA converter to the actual output stored in it and stores the approved output.


W500
ABAG
2009
1200
MAY 2010

INTMK2
butterfly
signature
cables
intmk2
cable
buterfly
new butterfly

able with code and output
output of engine matched
the output

Ans to the Q. NO. 1(b)

A Simple two pass assembler implementation



Mnemonic and op code mappings and resolved from here

Label and address mappings enter here

Label and address mappings are resolved from here

A two-pass assembler solves this dilemma by devoting one pass to exclusively resolve all -

(data/label) forward references and the general object code with no hessles in the next pass. If a data symbol depends on another and this another and this another depends on yet another the assembler resolved this recursively.

Ans to The Q.No. 1(c)


Three level cache organization

- ① L_1 caches - Is the fastest memory that is present in a computer system. CPU is most likely to need the L_1 cache at first while completing a task. The size of the L_1 cache depends

② L₂ Cache :- L₂ Cache is slower and bigger in size than L₁ Cache where L₁ Cache measures in Kilobytes, modern L₂ Caches measure in megabytes when it comes to speed the L₂ caches lags behind the L₁ cache but still much faster than RAM.

③ L₃ Cache :- In the early days the L₃ memory cache was actually found on the motherboard. This was a very long time ago, back when most CPUs were a single core processor. Now the L₃ cache can be massive, with top-end consumer CPUs featuring L₃ caches up to 32mb

The L3 cache is the largest and slowest. Modern CPUs include the L3 cache on the CPU itself.



Ans to The Q.No.2(a)


Memory address register

The memory address register is used to handle the address transferred to the memory unit, and this can be handled either using a bus approach which we have used in this architecture or direct input declaration for the memory. In this case we will use a bus setting for the memory therefore the MAR becomes a simple register which sets its output to the value of the required address from the IR or PC when its control

Signal must lead is high. The Memory Address Register (MAR) in a simple microprocessor needs enough bits for the address. For example, if the address requires 8 bits then the size of the register needs to be 8 bits wide. The MAR therefore has clock and reset signals and also the same interface to the internal processor bus (mar-bus) denoted as a standard logic of direction inout, however only the first 8 bits are used.

Ans to The Q.NO 2(b)

Cache Read Operation:



Start Receive address RA from CPU if
block containing RA not access main
memory Then block containing RA in
cache Yes Fetch RA word Allocate
cache and deliver line Then main
to CPU memory block Load main
Deliver RA word memory block to CPU
into Cache line DONE.