

Name: M.N. KHAN

ID: 2216080041

8th Batch (CSE - Evening)

Subject: Computer Architecture

Code: CSE - 313

(a)

Ans to the Q: No: - 01 (a)

Ans: Describing the possible Organization of Embedded System:

As its name suggests, Embedded means Something that is attached to another thing. An Embedded system can be a part of a large system in Hardware system having Software Embedded unit. An embedded system is a micro controller or Microprocessor based system which is designed to perform Specific task. For example a fire Alarm is an Embedded system. It will sense only smoke.

An Embedded system has three Components:-

#(1) It has application software.


#(2) It has hardware.

#(3) It has real time operating system (RTOS).

That application software can provide mechanism to let the processor run a process as per scheduling by following a plan to control the latencies.

#(1)(a) Basic structure of an Embedded System:

The following illustration shows the basic structure of an Embedded system:-



Sensor: It measures the physical quantity and converts it to an electrical signal which can be read by an observer or by any electronic instrument like an A_D converter. It's a measured quantity to the memory,

A-D converter: An analog to digital converter converts the analog signal send by the sensor into a digital signal.

Processors ASIC: Processors process the data to measure the output and store into the memory,

D-A converter: A digital to Analog converter converts the digital data fed by the processor to analog data.

Actuator: A Actuator compares the output given by the D-A converter to the Actual (Expected) Output & stored into and stores the Approved Output.

Ans of the Q.no 1 - (b)


~~Q(b) Ans:~~ Drawing the pass One and two in a two-pass assembler:

~~Pass 1 of the assembler:~~ Data structure used in pass 1

1. OPIA
2. SYMTAB
3. LITTAB
4. POIAB.

* Algorithm - Intermediate code - Declaration and assembler Directive - Processing.

~~Pass 2 of the assembler:~~



~~Introduction:~~

* Convert mnemonic operation codes to their machine language equivalents.

* Convert symbolic operands to their equivalent machine Address.

* Build the machine instruction in the proper format.

* Convert the Data constant to internal machine representation.

* Write the object programme and the assembly listing.

(A)(b) Two pass Assembler Diagram:-




Fig: Two Pass Assembler.

- Pass 1:
1. Separate the symbol, Mnemonic opcode, and operand fields.
 2. Build the symbol table.
 3. Perform LC processing.
 4. Construct Intermediate Representation.

Pass 2: Synthesize the target Programme.

Advanced Assembler Directives.


- ⇒ Origin.
- ⇒ EQU.

Ans: to the Q: no:- (1)-(c)

(c) Three Level cache Organization:


Cache is random Access memory used by the CPU to reduce the Average time taken to Access memory.

* Case 1: System Design without cache memory:



Here the CPU Directly communicates with the main memory and no caches are involved. In this case, the CPU needs to access the main memory 10 times to Access the desired Information.


* Case 2: system design with cache memory:



Here the CPU at first checks whether the desired data is present in the cache memory or not i.e. whether there is a "hit" in cache or "Miss" in the cache. Suppose there is 3 Miss in cache memory. then the main memory will be Accessed Only 3 times. we can see that the main memory is reduced. Because the main memory is accessed a lesser number of times than that in the previous case.

1fc)

case-(3) : system Design with Multi level cache Memory



→ Here the case performance is optimized further by introducing multilevel cases. As seen in the above figure, we are considering 2-level case design. Suppose there is 3 miss in the L1 cache memory and out of this 3 missed there is 2 miss in the L2 cache memory then the main memory will be accessed only 2 times. It is clear that here the miss penalty is reduced considerably than that in the previous case thereby improving the performance of cache memory.

Ans: to Ques No: 2(a)


(a).

Ans: Memory Access Register:

(*) This is an architecture that is used by Instructions so that operations are performed on the memory and the register. If architecture has all the operations in the register, it is called as register plus memory architecture.

(**) One of the operands of an operation can be in the memory and the other one in the register. This acts as a difference from others in the register or in the memory.


(***) Examples are IBM system/360 and Intel x86.



(2)(a)

Registers are small in size and the number are also less in CPU. The size of a register is less than 64 bits. It is faster than the main memory and disk memory. The word size depends on the size of General Registers.

→ Type and function of Register memory.



Ans : to the Q. No: (2) (b)

(b) Draw the cache read Operation;




Figure: Cache Read Operation.