

Mid Assessment

Md. Shafayet Hossain

CSE, 21st Batch


Computer Architecture

Course Code: CSE-313

ID- 2121210071

Fall - 2022

## Answer to the Q, no-01(a)



(Organized Embedded System)

### \* Structure of an embedded system :-

The basic structure of embedded system includes the following components -

① **Sensor** :- The sensor measures the and converts the physical quantity to an electrical signal, which can then be ready by an embedded systems engineer or any electronic instrument. A sensor stores the measured quantity to the memory.

①

② A-D Converter :- An analog to digital Converter converts the analog signal sent by the sensor into a digital signal.

③ Processor and ASICs :- processor assess the data to measure the output and store it to the memory.

④ D-A Converter :- A digital to analog Converter changes the digital data fed by the processor to analog data.


⑤ Actuator :- An actuator compares the output given by the D-A Converter to the actual output stored and stores the approved output.

— 0 —


②

Ans. to the Q. no - 1(b)

← Simplified pass one in a two pass assembler :-



\* Simplified Pass two in a two pass assembler :-



(3)

## Ans. to the q.no - 1(c)

### Cache memory organization :-

There are three main different organization techniques used for one discussed below -

- ① Direct Mapping.
- ② Fully associative mapping.
- ③ Set associative mapping.

#### ① Direct Mapping :-

This is the simplest among the three techniques. Its simplicity stems from the fact that it places an incoming main memory block into a specific fixed cache block location. The placement is done based on a fixed location relation between the incoming block number, 'i', the cache block number, 'j', and the number of cache blocks, 'N'


$$j = i \text{ mod } N$$

#### ② Fully associative mapping :-

According to this technique, an incoming main memory block can be placed in any available cache block. Therefore the address issued by the processor need only have two fields. These are the 'tag' and 'word' field. The first uniquely identifies the element within the block that is

④

requested by the processor.



- ① Word field =  $\log_2 B$ , where  $B$  is the size of block in words.
- ② Tag field =  $\log_2 M$ , where  $M$  is the size of main memory in blocks.
- ③ The number of bits in the main memory address =  $\log_2(B \times M)$

### ③ Set Associative Mapping:-

In this technique, the cache is divided into a number of sets. Each set consists of a number of blocks.  $S = i \text{ mod } S$  where ' $S$ ' is the number of sets in the cache, ' $i$ ' is the main memory block number, and ' $S$ ' is the specific cache set which block ' $i$ ' maps. The address issued by the processor is divided into three distinct fields - 'Tag', 'set' and 'word field'.

- ① Word field =  $\log_2 B$ , ' $B$ ' is the size of the block in words.
  - ② Set field =  $\log_2 S$ , ' $S$ ' is the number of sets in the cache.
  - ③ Tag field =  $\log_2 (M/S)$ , ' $M$ ' is size of main memory blocks.
- $S = N/B_s$ , where ' $N$ ' is the number of cache labels and ' $B_s$ ' is the number of blocks per set.
- ④ The number of bits in the main memory address =  $\log_2(B \times M)$

Ans. to the Q. no - 2(a)

### Memory Access Registers :-

Two registers are essential in memory - write and read operations: the memory data register (MDR) and memory address register (MAR) are used exclusively by the CPU and are not directly accessible to programmers.

In order to perform a write operation into a specified memory location, the MDR and MAR are used as follows -

① The word to be stored into the memory location is first loaded by the CPU into MDR.

② The address of the location into which the word is to be stored is loaded by the CPU into a MAR.

③ A write signal is issued by the CPU.

⇒ Similarly, to perform a memory read operation the MDR and MAR are used as follows -


① The address of location from which the word is to be read is loaded into the MAR.

② A read signal is issued by the CPU.

③ The required word will be loaded by the memory into the MDR ready for use by the CPU.

Ans. to the Q no - 2 (b)

\* Cache read operations -



- ① Both lines 'b' and 'b-bar' are precharged high.
- ② The word select line is activated, thus turning on both transistors  $N_3$  and  $N_4$ .
- ③ Depending on the internal value stored in the cell, point A (B) will lead to the discharge of line b ( $\bar{b}$ ).

