

Victoria University of Bangladesh
Department of Computer Science & Engineering

Name: Ashit Kumar

Student ID: 2221220011.

Program: B.Sc in CSE

Semester: Fall-2022

Batch: 22d (Evening)

Course code: CSE-312


Course Title: Computer Architecture.

Mid-term Assessment

①

Answer to the question no: ① (a)

Here is a diagram of
Possible Organization of an Embedded System:-



Sensors: It measures the physically quantity and converts it to an electrical signal which can be read by an observer, or by an A/D converter.

A/D Converter: An analog to digital converter converts the analog signal sent by the sensor into a digital signal.

Processor & ASICs: Processors process the data to measure the output and store it to the memory.


D-A Converter: A digital to analog converter which converts the digital data fed by the processor to analog data.

Actuator: An actuator compares the output given by the DA converter to the actual output stored in it and stores the approved output.

(9)

Answer to the question no: 2 (b)

A simple two pass assembler implementation:-



A two pass assembler solves this dilemma by devoting one Pass two to exclusively resolve all (data/label) forward references and the generat object code with no hassles in the next Pass if a data symbol depends on another depends on yet another, the assembler resolved this recursively.


Answer to the question no: 1 (c)

* Three-level cache organisation:

① L1 cache: Is the fastest memory that is present in a computer system. CPU is most likely to need the L1 cache at first while completing a task. The size of the L1 cache depends on the CPU so you must check the CPU specs to determine the exact L1 memory cache size.

② L2 cache: L2 cache is slower and bigger in size than L1 cache. Where L1 cache measures in kilobytes, modern L2 caches measure in megabytes. When it comes to speed the L2 cache lags behind the L1 cache but still much faster than RAM.


③ L3 cache: In the early days the L3 memory cache was actually found on the mother board. Now, the L3 cache can be on-die, with top-end consumer CPUs featuring L3 cache up to 32mb. The L3 cache is the largest and slowest. Modern CPUs include the L3 cache on the CPU itself.



(5)

Answer to the question no: 2 (b)

Cache Read Operations :-



(c)

START Receive address RA from CPU in block containing RA no access main memory for block containing RA in cache Yes fetch RA word Allocate cache and deliver line for main deliver RA word memory block to CPU into cache line DONE.

Answer to the question no: 2 (a)

Memory address registers

The memory address register is used to handle the address transferred to the memory unit, and this can be handled either using a bus approach (which we have used in this architecture) or direct input declaration for the memory. In this case we will use a bus setting for the memory, therefore, the MAR becomes a simple register which sets its output to the value of the required address from the IR or PC when its control signal mar-load is high. For example, if the address required is 8 bits then the size of the register needs to be 8 bits wide.

The "MAR" therefore has clock and reset signals, and also the same interface to the internal processor bus (mar-bus) defined as a standard bus connection in our case however only the first