


1. A

Ans

**Standard Cell Based Design:-** A Standard Cell based design requires development of a full custom mask set. The Standard Cell is also known as the Polycell. In this approach all of the commonly used logic cells are developed, characterized and stored in a standard cell library.

A library may contain a few hundred cells including inverters, NAND, NOR, complex AOI, OAI gates, D-latches and Flip-flops. Each gate type can be implemented in several versions to provide adequate driving capability for different loads. Inverters can have standard, double and quadruple sizes so that the designer can select the proper size to obtain high circuit speed and layout.

density Each All the according to Several different categories such as.



Figures:- Floor Plan Standard Cell based design

- (i) Delay time versus load capacitance.
- (ii) circuit simulation model.
- (iii) Timing simulation model.
- (iv) fault simulation model.
- (v) Cell data for Places - and route.
- (vi) mas R data.
- (vii) Automated placement of the cell. and routing.

P.-04

A voltage called electromotive force is quantitative expression of the potential difference change between two points



$$\phi_s = \int \text{surface} \text{ } ds$$

Consider the cross sectional view of channel

$$V_s = V_B = 0 \text{ to } E_{pm} = qms - E_{fp}$$

$$V_c = (y=0) = V_s \text{ (and } V_c (y=2))$$

the spatial geometry equation made


indicate

$$dn = \frac{dy}{\phi_{msy}} \times 10^{-7} \text{ cm}$$



p.-04

A voltage called electromotive force is quantitative expression of the potential difference change between two points.



$$Q_s = \int \text{surface}$$

Consider the cross sectional view of channel

$$V_s = V_B = 0 \text{ to } E_{FM} = Q_{ms} - E_{FP}$$

$$V_c = (y=0) = V_s \text{ (and } V_c (y=2))$$


the spatial geometry equation made

indicate

$$dn = \frac{dy}{Q_{msy}} \times 10^{-7} \text{ cm}$$

~~2-AT~~  
~~2-OA~~

Oscillation Solutions:-



The logical effort of the inverter is  $g=2$  by definition. The electric effort of each inverter is also 1 because it drives single identical load, the parasitic delay is also 1.

The delay of each stage is

$$\begin{aligned}d &= gb + p \\ &= 2 \times 1 + 1 \\ &= 3\end{aligned}$$

An  $N$ -stage ring oscillator has a period of  $2N$  stage delays because a value must propagate twice around the ring to regain the original polarity.

P.T.O



Therefore the period is  $T = 2 \times 2N$  The frequency  
is the of the period  $1/4n$

A 31 - stage ring oscillator in a 65nm process

has a frequency  $1/(4 \times 31 \times 3) = 2.7 \text{ GHz}$

Note that ring oscillators are often used  
as process monitors to judge if a particular


chip is faster or slower than nominally ex-  
pected one the inventors should be

replaced with the nominal replaced with

NAND gate to turn the ring.

2B

Ans: Linear-delay model Invi 2:-



This post tells about logical effort and parasitic delay in linear delay model in VLSI. as we show before delay linearly depend on the sum of the gate. normalized delay expressed as the sum of parasitic delay  $p$  and effort delay  $f_d = p + f$  the effort delay depends on the fan-out  $n$  of the gate  $f = gn$  here  $g$  is a logical effort what is fan-out or electrical effort was driving analogical way.



p-08

⊕ In general the propagation delay of a

gate can be written as  $t_p$

$t_p$  is the delay due to intrinsic capacitance

$f$  is the effort delay or stage effort

and depends on the complexity and fanout of the gate.

⊕ The stage effort is  $f = gh$  with the complexity represented by the logical  $g$ .

⊕ An inverter is defined to have logical effort of 1.

⊕ A gate driving  $n$  identical - copies of itself is said to have an electrical effort  $n$ .

⊕ The electrical effort of non-identical copies of the gate on any type load to be  $n = C_{out} / C_{in}$ .




3.A

Domino rose doudgets:- The rapid advantage

in VLSI is cont in Domina with block

Dingame



Domina Cells.

During the precharge phase when the clock is low the pre charging gets on and the dynamic node is connected to the VDD and gets precharge to VDD when clock goes high the evaluation phase starts and the output gets evaluated with the pull down network and conditionally the above proposed circuit has reduce no.

The Domino Logic Stage Consists of logic realized using N-mos pull down network pull up. The work consists of a single pre charge dynamic node to logic high as shown. The dynamic node is cascaded into static noise invertor and can be committed. The compensation called keeper is used. In the first Domino proposal the gate of the keeper is connected to the ground.



4.A

Source of Power Dissipation: The power dissipation in CMOS circuits comes from two components.

① Dynamic dissipation.

② Static dissipation.

Dynamic - ① due to charging and discharging load capacitance as gates switch.

② Short circuit while the transition of leakage current when the system is not powered on is in stand by mode. In circuits there are several sources of leakage current including subthreshold subthreshold leakage, diode leakage around transistors and n-wells tunnel current, gate leakage etc. Power in active effort the dynamic power.

Static Power:- when a CMOS circuit is in an idle state there is still some static power dissipation. In a silicon chip there are millions of transistors and the current is comparable to leakage and sub-threshold currents depend upon processing parameters.

$$I_{leak} = A \cdot J_s (e^{-kT_1})$$

A is the tuning area.

$Q$  is the charge of electron

$k$  is operating temperature.

Diode formation due to MOS structure is inherent in. increase in temperature millions of transitions to the static power dissipation.