

Name : Jagatbondhu Mondal

ID : 2121210051


CSI : 427 (VLSI design and Analysis)

Ans to the Ques no. 1(a)


standard cell based design:

A standard cell based design requires development of to full custom mask yet. The standard cell is also known as the polycell. In this approach all of the commonly used logic cells are developed characterized and stored in a standard cell library.

A library may contain a few hundred cells including inverters, NAND-NOR Complex AOI, OAI gates D-latches and flip-flops each gate type. Each gate can be implemented in several versions to provide adpush driving capability for different to from the inverters gate can have standard size double and quadruple size. so that the chip designer can select the proper size to obtain high circuit speed and layout. Density each all the according to several different categories such as.



density. Each cell is categorized into several different categories such as:



figuis:- Floor plan Standard cell based design

① Delay time versus load capacitance.

② circuit simulation model.

③ Timing simulation model.

④ Fault simulation model.


⑤ Cell data for place-and-route.

⑥ mas & data.

⑦ Automated placement of the cell.

and routing.

P.-04 A voltage called electromotive force is quantitative expression of the potential differences Change between two points



ϕ_s = Satres

Consider the cross sectional view of channel

$$V_s = V_B = 0 \text{ to } E_{Fm} = Q_{ms} - E_{FP}$$


$$V_c = (y=0) = V_s \text{ (and } V_c (y=2)$$

the spatial symmetry equation made

indicate

$$dn = \frac{dy}{\phi_{rmsy}} \times 10^{-7} \text{ cm}$$

P.-04 A voltage called electromotive force is quantitative expression of the potential differences Change between two points



ϕ_s = Safres

Consider the Cross sectional view of channel

$$V_s = V_B = 0 \text{ to } E_{pm} = q_{ms} - E_{FP}$$

$$V_c = (y=0) = V_s \text{ (and } V_c (y=2)$$


the spatial symmetry equation made

indicate

$$dn = \frac{dy}{\phi_{msy}} \times 10^{-7} \text{ cm}$$

~~Q.A~~
2-0A

Oscillation Solutions:-



Ring Oscillator

The logical effort of the inverter is $g_f = 1$ by definition. The electric effort of each inverter is also 1 because it drives single identical load. The parasitic delay is also 1.

The delay of each stage is

$$\begin{aligned} d &= g_f + P \\ &= 1 \times 1 + 1 \\ &= 2 \end{aligned}$$

An N-stage ring oscillator has a period of $2N$ stage delays because a pulse must propagate twice around the ring to regain the original polarity.

P.T.O

Therefore the period is $T = 2 \times 2N$ The frequency
is then of the period $1/4n$

A 31-stage ring oscillator in a 65nm process

has a frequency $1/(4 \times 31 \times 3) = 2.7 \text{ GHz}$

Note that ring oscillators are often used
as process monitors to judge if a particular


chip is faster or slower than nominally ex-
pected one the inventors should be

replaced with the nominal speed with

NAND gate to turn the ring.

Q.B

Ans: Linemn-delay model Inv 2:-



This post tells about logical effort and parasitic delay in liner delay model in VLSI.
as was show before delay linearly depend on the sum of the gate normalized delay expressed as the sum of parasitic delay P and effort delay $f_d = P + f$ the effort delay depends on the fan-out n of the gate $f = gn$ where g is a logical effort what is fan-out or electrical effort was driving one in identical way.

p-08

④ In general the propagation delay of a gate can be written as

$$\text{gate delay} = f + p$$

p is the delay due to intrinsic capacitance

f is the effort delay or stage effort

and depends on the complexity and fanout of the gate.

⑤ The stage effort is $f = gh$ with the Complexity represented by the logical.

⑥ An inverter is defined to have logical effort of 1.

⑦ A gate driving n identical copies of itself is said to have an electrical effort.


⑧ The electrical effort of non-identical copies of the gate on any type load to be $n = C_{\text{out}} / C_{\text{in}}$.

3.A

Domino nose douggets:- The rapid advantage

In VLSI design in Domino with block

Dingarve



Domino Cuffer.

During the Precharge Phase when the clock is low the Pre Charging gets on and the dynamic node is connected to the VDD and gets precharged to VDD when clock goes high the evaluation phase starts and the output gets evaluated with the pull down network and conditionally the above proposed circuit has rediae no.

- The Domino Logic Stage consists of logic
realized using N-mos pull down
network. Pull up the work consists
of a single pre charge dynamic node
to logic high as shown - the dynamic node
is cascaded into static noise inverters
and can be connected. The compensation
called keeper is used. In the first Domino
stage the gate of the keeper is
connected to the ground.

4.A

Source of Power Dissipation: The power dissipation in CMOS Circuits comes from two Components.

- ① Dynamic dissipation.
- ② Static dissipation.

Dynamic - ① due to charging and discharging load capacitance as gate switch.

② Short circuit while the sum of leakage current when the system is not powered on is standby mode

In Circuits there are several sources

of leakage current including subthreshold

subthreshold leakage, diode leakages

around transistors and n-wells tunnel

current, gate leakage etc. It dominates

in negative effect the dynamic power.

Static power:- when a mos circuit is in an idle state there is still some static power dissipation. In a silicon chip there are millions of transistors and the current is comparable to leakage and sub-threshold currents depend upon processing parameters.

$$I_{reverse} = A \cdot J_s (e k T_2)$$

A is the tuning area.

ϕ is the charge of electron

k is operating temperature.

Diode formation due to mos structure is inherent in increase in temperature millions of transistors to the static power dissipation.