

S.M. Mithon Hossen

2121210031

CSE-427-VLSI Design

Final Examination - Summer - 2022

Q-01

* Ans to the Q no: 1-A *

1.A

Standard Cell Based Design: - A standard cell based design requires development of a full custom mask yet. the standard cell is also known as the polycell. In this approach, all of the commonly used logic cells are developed, characterized, and stored in a standard cell library.

A library may contain a few hundred cells including inverters, NAND, NOR, complex AOE, OAI gates, D-latches and flip-flops. Each gate type can be implemented in several versions to provide adequate

driving capability for different fan-outs. The inverter gate can have standard size, double and quadruple size so that the chip designer

can select the proper size to obtain high circuit speed and layout density.

Each cell is categorized according to several different categories such as

A to D




Figure 8 - Floor plan standard cell based design

- (i) Delay time versus load capacitance
- (ii) Circuit simulation model
- (iii) timing simulation model
- (iv) fault simulation model
- (v) cell data for place-and-route.
- (vi) Mask data
- (vii) Automated placement of the cell and routing.

1. B

Ans to the Qs no: 1. B

Ans:-

Equation of voltage dependence of Equation

applied in this based on the project.

the voltage of the equilibrium constant is

given by $K_i = K_i^0 \exp(z_i F V / \beta)$

($i = 1, 2, 3, 4, \text{ or } 5$) where K_i^0 is the

component and constant K_i and z_i

is its voltage dependence. Each

of curves is a mean obtained from

five cycles, the curve was fitted to

various equations as the between

versus voltage.


$$\frac{1}{2} \sum_{i=1}^{n-1} (V_{i+1} + V_i) (\Phi_{i+1} - \Phi_i)$$

yields the total current density,

in the leakage voltage.

P-04

A voltage called electromotive force is quantitative expression of the potential difference charge between two points



$\Phi = \text{surface}$

Consider the cross sectional view of a

channel, $V_S = V_B = 0 \rightarrow E_{fm} = \Phi_{ms} - E_{fp}$


$$V_c = (y=0) = V_S \quad (0 \text{ and } V_e (y=L))$$

The spatial geometry equation made

indicate

$$dR = \frac{dy}{\Phi_{ms}} \times 10^{-7} \text{ cm}$$

2.A

Oscillator Solution

The logical effort of the inverter is $g=1$ by definition. The electrical effort of each inverter is also 1 because it drives a single identical load. The parasitic delay is also 1.

The delay of each stage is

$$\begin{aligned} d &= gb + p \\ &= 1 \times 1 + 1 \\ &= 2 \end{aligned}$$

An N -stage ring oscillator has a period of $2N$ stage delays because a value must propagate twice around the ring to regain the original polarity.

(P. to)


Therefore the period is $T = 2 \times 2N$ The frequency is the of the period $1/4N$

A 31-stage ring oscillator in a 65nm process has a frequency of $1/(4 \times 31 \times 2) = 2.7 \text{ GHz}$

Note that ring oscillators are often used as process monitors to judge if a particular chip is faster or slower than nominally expected, one of the inverters should be replaced with

~~an~~ NAND gate to turn the ring.

Ans: Linear delay model in VLSI:-



This post tells about logical effort and Parasitic delay in linear delay model in VLSI. as was shown before delay linearly

depend on the fan-out of the gate. Normalized delay \underline{d} of a gate can be expressed as the sum of parasitic delay \underline{p} and effort delay \underline{f} $d = p + f$

The effort delay depends on the fan-out \underline{n} of the gate $\underline{f} = \underline{g} \underline{n}$ here \underline{g} is a logical effort. What is fan-out or electrical effort was driving a gate \underline{n} identical way.

P-08

⊕ In general the propagation delay of a gate can be written $d = f + p$
 - p is the delay due to intrinsic capacitance
 f is the effort delay or stage effort and depends on the complexity and fanout of the gate.

⊕ The stage effort is $f = gh$ with the complexity represented by the logical g .

⊕ An inverter is defined to have a logical effort of 1.

⊕ A gate driving h identical copies of itself is said to have an electrical effort h .

⊕ The electrical effort of non-identical copies of the gate or any type load to be $h = C_{out} / C_{in}$

8-09

Logic effort :-

Type Gate	→	1 input	→	2 input	→	n input
Inverter	→	1	→		→	
NAND	→	0	→	$\frac{4}{3}$	→	$\frac{2n-1}{3}$
NOR	→	0	→	$\frac{5}{3}$	→	$\frac{1+2n}{3}$
XOR	→	0	→	4	→	0
XNOR	→	0	→	4	→	0

Parasitic delay of gates :-

Gate type → 1 → 2 → n


- (i) Inverter → ~~1~~ → 0 → 0
- (ii) NAND → 0 → 2 → n
- (iii) NOR → 0 → 2 → n

$$T = P_0 \left(\frac{n^2}{2} + \frac{5n}{2} \right)$$

A

3. A

Domino noise budgets:— The rapid advantage in VLSI circuit in Domino with block diagram.



∴ Domino gate


During the precharge phase when the clock is Low, the Pre charging gets ON and the dynamic node is connected to the V_{DD} and gets precharged to V_{DD} . when clock goes high the evaluation phase start and the output gets evaluated with the pull down network and conditionally. The above proposed circuit has redrawn.

TP to

The Domino Logic Stage Consists of logic realized using N-mos pull down network pull up the work consists of a single pre charge dynamic node to logic high as shown. the dynamic node is cascaded into a static noise inverter. from where the gate output is taken and can be connected. The compensation the leakage on node to weak transistor called keeper is used. in the first Domino proposal the gate of the keeper is connected to the ground.

3.B


Solution Diagram:-



K-input AND gate driving

Nmos

Load H



K input with transistors

Solution:- The path electrical effort is H and the branching effort is $B=1$, The inverter has a logical effort of 1. The pseudo-nmos NOR has an average logical effort of $8/9$. The path logical effort

is $G = 1 \times (8/9)$

$\alpha = 8/9$, so the path effort


is $8H/9$. Each stage should bear an effort of $f = \sqrt{8H/9}$

Using the capacitance transformations gives NOR pulldown transistor widths of

$$C_{in} = \frac{C_{out}}{f}$$

$$= \frac{(8/9)H}{\sqrt{8H/9}}$$

$$= \frac{\sqrt{8H}}{3}$$



Unit sized inverters. As a unit inverter has three unit-s of input capacitance, the NOR transistor nMOS width should be $\sqrt{8H}$:

We estimate the average parasitic delay of a k-input pseudo-nmos NOR to be $(8k+4)/9$

The total delay T_{total} is

~~$$D = n f + P$$~~

$$D = n f + P = \frac{4\sqrt{2}}{3} \sqrt{H} + \frac{8k+13}{9}$$

Ans:

4.A
Source of power dissipation - The power dissipation in CMOS circuits comes from two components

- (i) Dynamic dissipation
- (ii) Static dissipation

Dynamic: (i) due to charging and discharging load

Capacitance as gate switch,

- (ii) Short circuit current while both nmos and pmos.

The power dissipation occurs in the form of leakage current when the system is not powered or is in standby mode. In circuits there are

several sources of leakage current including subthreshold leakage, diode leakages around transistor and n-wells tunnel current, gate leakage etc.

$P_{dynamic} = P_{switching} + P_{leakage}$

Power can be also considered in Active. Leakage has quadratic effort the dynamic power.

Static power When a CMOS circuit is in an idle state there is still some static power dissipation. In a silicon chip there are millions of transistors and the overall power dissipation due to leakage current is comparable to dynamic power dissipation. The values of leakage and sub-threshold currents depend upon processing parameters,

$$I_{\text{reverse}} = A \cdot J_s (e^{kT} - 1)$$


A is the junctions area.

q is the charge of electron

k is operating temperature.

Diode formation due to MOS structure is inherent, the result in leakage current. This current increase in temperature. Millions of transistor to the static power dissipation,

Ans to the Q no: 4. B

SolutionTable 7.9

N	E (m)	σ (m)
2	0.56	0.82
10	1.54	0.59
100	2.50	0.43
1000	3.24	0.35
10,000	3.85	0.30
100,000	4.40	0.28

The Maximum of 100 standard normal random variables has an expected value of

$$\text{value} = 2.50$$

$$\text{deviation} = 0.43$$

Thus the expected critical path delay

$$\text{with mean is } 400 + 2.50 \times 20$$

$$= 450 \text{ ps} - \text{Ans}$$

$$\text{and standard deviation} = 0.43 \times 20$$

$$= 9 \text{ ps} - \text{Ans}$$

Ans